Teaching Reconfigurable Hardware Using an Interdisciplinary Problem Based Model to Strengthen Digital Systems Design Skills in Electronic Engineering Undergraduates

Jorge-Edson Loya-Hernández, José-Luis González-Vázquez, Martha-Isela Garduño-Mota
Universidad Autónoma de Baja California, Tijuana, Baja California, MÉXICO
jeloyah@uabc.mx, joseg@uabc.mx, mgarduno@uabc.mx

Abstract
This paper presents a course to strengthen Digital Systems Design skills using Reconfigurable Hardware as a tool in an interdisciplinary problem based learning model; system level scenarios allow in-context evaluation of reconfigurable hardware (FPGA) and hardware description language (VHDL) capabilities. The course promotes learning as a constructive, contextual and collaborative process, avoiding the typical isolated technology study. System level design is strengthened throughout the course via problem requirements that define hardware specifications; students’ module designs are used to further discuss FPGA and VHDL specific topics.

1. Introduction
To achieve good Digital Systems Design skills a student needs both digital technology mastering and system level design planning; problem based learning in an interdisciplinary approach offers a variety of opportunities to enhance students experiences and knowledge [1]. VHDL language and FPGA reconfigurable hardware provide both flexibility and technology related limitations that, in a particular context, can promote both skills.

A typical course within the undergraduate engineering program at Universidad Autónoma de Baja California (UABC) Tijuana campus, is structured with lecture and lab sessions. Students are presented with selected materials during lectures, and its usage in an application in lab practices with the purpose to demonstrate these concepts. This course will be implemented during both 2007 semesters and its overall evaluation will be completed by the end of the year.

2. Digital Systems Design Curricula Background
The Electronics Engineering (EE) program at UABC offers its students three main tracks: instrumentation and control, communication systems and digital systems (which is in charge of promoting Digital Systems Design skills). Senior year students complement their studies by selecting elective courses, to fulfill 60 required credits from these tracks [2]. Although they have been proposed as focus topics (i.e. to give additional knowledge to their academic curriculum) these tracks have turned into specialization areas. The development of these specialization areas has caused the courses to become isolated from their interdisciplinary context.

Previous planning included reconfigurable hardware incorporation into the curricula, which involved VHDL, PLDs and FPGAs. Circuits developed under academic courses were fairly simple and described only parts of more complex systems [3]. Although proposals were made to implement more complex systems combined in other course tracks, no formal work methodology was developed to take advantage of these tools. A new course was developed under a problem based learning model to continue promoting the use of VHDL and FPGA tools to enhance system design skills within interdisciplinary projects.

3. Implementation Model
Curricula goals. Three main features to increase are: system level design skills, team work and technology evaluation criteria. They are achieved when students teams are confronted to solve a problem, promoting generation of a variety of solutions and attending alternative strategies for the application of VHDL skills and use of FPGA’s resources. When considering the requirements and restrictions of a system from different perspectives, a student design skills are
strengthen in that particular context. When undertaking a problem’s solution as a construction on several VHDL subsystems it implies that every student must consider different ways to achieve a goal and identify potential obstacles that they have to take note of. Based on shared experiences obtained form every tried strategy, from every team and exchanging with other teams, collaboration takes a bigger role for generating constructive criticism and distribution of responsibilities within participants.

Course goals. Main goal is teaching VHDL and reconfigurable hardware, on interdisciplinary problem based learning. This is achieved with participation of professors from different areas, with skills to interact in and out of their expertise area. They build scenarios derived from current research topic or professional needed skills, which trigger work within problem context, offering the necessary background so that the problem is understood within that specific scenario.

FPGA technology and VHDL capabilities can be discussed in depth avoiding topics isolation context, requiring collegiate evaluation of students’ performance and obtaining model’s success indicators.

4. Course Outline

Table 1 shows the outline to divide the course activities in a 16 week time frame (course duration). Once the problem’s main topics are reviewed (week 9), instructors will define the final project for each team derived of analyzed scenarios from past weeks, translating it into sub modules that complement the system.

Course evaluation is done through performance of every team/student during group discussion sessions, originality of the solution and also the efficiency during the usage of language and device’s resources. A final oral presentation to both students and professors completes the activities.

5. Conclusions

This exercise offers students a way to view a problem from different perspectives and assure that, for every scenario, the study variable is examined efficiently and part of the solution is reached fulfilling with the specified problem restrictions. Interaction with specialist from different disciplines (tracks) and the precise definition of the requirements and restrictions are necessary for adequately defining the problem. The approach also promotes reuse of sub modules in future academic periods to solve more complex problems. Therefore, student’s continuity with related topics, as elective courses, participation in research projects, and independent studies are pursued. Finally, it establishes an alternative to extrapolate to other courses within of the EE program.

6. References


<table>
<thead>
<tr>
<th>Week</th>
<th>Problem (track)</th>
<th>Activity (module level)</th>
<th>VHDL / FPGA focus topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-4</td>
<td>N/A (Digital systems)</td>
<td>VHDL introduction. FPGA description. Design environment.</td>
<td>VHDL syntax language. FPGA architecture. Coding, simulation and synthesis cycle.</td>
</tr>
<tr>
<td>5-6</td>
<td>Digital voice acquisition (Communications)</td>
<td>ADC interfacing and control Sampling rate control Bandwidth specs</td>
<td>State-machines. I/O programming (IOBs)</td>
</tr>
<tr>
<td>7-8</td>
<td>Signal modulation (Communications)</td>
<td>AM Modulation DAC Control</td>
<td>Timing control Frequency division</td>
</tr>
<tr>
<td>9</td>
<td>Final project definition</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10-11</td>
<td>PID controller (control)</td>
<td>PID transfer function</td>
<td>Power consumption</td>
</tr>
<tr>
<td>12-13</td>
<td>Digital filter (instrumentation)</td>
<td>MAC unit analysis</td>
<td>Layout and placement</td>
</tr>
<tr>
<td>14-15</td>
<td>Final project development and assessment</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>Final project documentation, presentation and discussion</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>