The Community for Technology Leaders
Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36. (2003)
San Diego, California
Dec. 3, 2003 to Dec. 5, 2003
ISBN: 0-7695-2043-X
pp: 228
Brian A. Fields , University of California-Berkeley
Rastislav Bod? , University of California-Berkeley
Mark D. Hill , University of Wisconsin-Madison
Chris J. Newburn , Intel Corporation
Attacking bottlenecks in modern processors is difficult because many microarchitectural events overlap with each other. This parallelism makes it difficult to both (a) assign a cost to an event (e.g., to one of two overlapping cache misses) and (b) assign blame for each cycle (e.g., for a cycle where many, overlapping resources are active). This paper introduces a new model for understanding event costs to facilitate processor design and optimization.<div></div> First, we observe that everything in a machine (instructions, hardware structures, events) can interact in only one of two ways (in parallel or serially). We quantify these interactions by defining interaction cost, which can be zero (independent, no interaction), positive (parallel), or negative (serial).<div></div> Second, we illustrate the value of using interaction costs in processor design and optimization.<div></div> Finally, we propose performance-monitoring hardware for measuring interaction costs that is suitable for modern processors.

M. D. Hill, C. J. Newburn, R. Bod? and B. A. Fields, "Using Interaction Costs for Microarchitectural Bottleneck Analysis," Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36.(MICRO), San Diego, California, 2003, pp. 228.
95 ms
(Ver 3.3 (11022016))