# Table of Contents

**Fifth ACM and IEEE International Conference on Formal Methods for Co-Design**

**Message from the Chairs** ..............................................................................................................................v

**Conference Organizers, Program Committee Members, and External Reviewers** ..................vi

**Session I: Timed Models of Computation**

McCharts and Multiclock FSMs for modeling large scale systems .................................3  
*Ivan Radojevic, Zoran Salcic, and Partha Roop, University of Auckland*

Design, Implementation, and Validation of a New Class of Interface  
Circuits for Latency-Insensitive Design .................................................................13  
*Cheng-Hong Li, Rebecca Collins, Sampada Sonalkar, and Luca P. Carloni, Columbia University*

**Keynote Talk I**

Formal verification of an optimizing compiler ...........................................25  
*Xavier Leroy, INRIA*

**Session II: Abstraction and Analysis**

Computing Invariants for Parameter Abstraction ......................................................29  
*Yi Lv, Huimin Lin, and Hong Pan, Chinese Academy of Sciences*

Executable Analysis using Abstract Interpretation with Circular Linear Progressions ...39  
*Rathijit Sen and Y.N. Srikant, Indian Institute of Science*

**Session III: System Synthesis/Design**

Scheduling as Rule Composition .................................................................51  
*Nirav Dave, Arvind, and Michael Pellauer, Massachusetts Institute of Technology*

Type Inference for IP Composition ...........................................................................61  
*Deepak A. Mathaiakuttty and Sandeep K. Shulka, Virginia Tech*

From WiFi to WiMAX: Techniques for High-Level IP Reuse across Different OFDM Protocols ..........71  
*Man Cheuk Ng, Muralidaran Vijayaraghavan, Nirav Dave, Massachusetts Institute of Technology, Gopal Raghavan, Jamey Hicks, Nokia Corporation, and Arvind, Massachusetts Institute of Technology*

**Poster Presentations: Abstracts**

Local Causal Reasoning of a Safety-Critical Subway System ..............83  
*Edgar G. Daylight and Sandeep Shukla, Virginia Tech*

Multi-Level Assertion-Based Design .................................................................85  
*Hans Eveking, Martin Braun, Martin Schickel, Martin Schweikert, and Volker Nimblter, Darmstadt University of Technology*

Extended Architecture Analysis Description Language for Software Product Line  
Approach in Embedded Systems .................................................................87  
*Youngseok Oh, Dan Hyung Lee, Sungwon Kang, and Ji Hyun Lee, Information and Communications University*
Design Contest
Memocode 2007 Co-design Contest .................................................................91
  Forrest Brewer, University of California, Santa Barbara,
  and James C. Hoe, Carnegie Mellon University

VT Matrix Multiply Design for MEMOCODE ’07 ........................................95
  Eric Simpson, Pengyuan Yu, Patrick Schaumont, Sumit Ahuja,
  and Sandeep Shukla, Virginia Tech

Hardware Acceleration of Matrix Multiplication on a Xilinx FPGA ..............97
  Nirav Dave, Kermin Fleming, Myron King, Michael Pellauer,
  and Muralidaran Vijayaraghavan, Massachusetts Institute of Technology

Session IV: Comparing Modeling Levels
Towards a Unified Execution Model for Transactions in TLM .....................103
  Bernhard Niemann, Fraunhofer Institute for Integrated Circuits
  and Christian Haubelt, University of Erlangen-Nuremberg

Towards Equivalence Checking Between TLM and RTL Models .................113
  Nicola Bombieri, Franco Fummi, University of Verona, Joao Marques-Silva,
  University of Southampton, and Graziano Pravadelli, University of Verona

Verification Driven Formal Architecture and Microarchitecture Modeling ....123
  Yogesh Mahajan, Carven Chan, Ali Bayazit, Sharad Malik, Princeton University,
  and Wei Qin, Boston University

Keynote Talk II
Proving What Programs Do Not ....................................................................135
  Bertrand Meyer, ETH Zurich and Eiffel Software

Session V: HW/SW Co-Design
Software/ Hardware Engineering with the Parallel Object-Oriented Specification Language .............................................................139
  B.D. Theelen, O. Florescu, MC.W. Geilen, J. Huang, P.H.A. van der Putten,
  and J.P.M. Voeten, Eindhoven University

One-dimensional Search Algorithms for Hardware/Software Partitioning ........149
  Wu Jigang, Thambipillai Srikant, and Guang Chen, Nanyang Technological University

A Methodology for Automating Co-Scheduling for Reconfigurable Computing Systems .................................................................159
  Proshanta Saha and Terek El-Ghazawi, The George Washington University

Session VI: Timing Issues & Symbolic Techniques
Temporal Refinement Using SMT and Model Checking with an Application to Physical-Layer Protocols .................................................................171
  Geoffrey M. Brown, Indiana University, and Lee Pike, Galois, Inc.

Combining Multi-Valued Logics in SAT-based ATPG for Path Delay Faults ....181
  Stephan Egggersglüß, Görschwin Fey, Rolf Drechsler, University of Bremen, Andreas Glowatz,
  Friedrich Hapke, and Juergen Schloeffel, NXP Semiconductors Germany GmbH

Easier and More Informative Vacuity Checks ................................................189
  Hana Chockler, IBM Research Mount Carmel, and Ofer Strichman, Technion

Keynote Talk III
Bringing Hardware and Software Closer Together with Termination Analysis .................................................................201
  Byron Cook, Microsoft Research

Author Index .....................................................................................................203