# Table of Contents

Message from the Honorary Chair ......................................................................................................................... ix  
Message from the General Chair ............................................................................................................................ x  
Message from the Program and Steering Chairs .................................................................................................. xi  
Organizing Committee ............................................................................................................................................ xii  
Technical Program Committee .................................................................................................................................. xiii

---

## Session 1: Multicore/Manycore Systems

Software Migration for Parallel Execution on a Multicore Tablet: A Case Study ................................................. 1  
Weihua Sheng, Philipp Szymanski, Rainer Leupers, and Gerd Ascheid

A Fine-grained Dependable Optically Reconfigurable Gate Array as a Multi-soft-core Processor Platform .......................................................................................................................... 7  
Retsu Moriwaki and Minoru Watanabe

Design and Implementation of an Efficient and Realistic Cooperative Core Architecture .................................... 13  
Tomoyuki Nagatsuka and Kenji Kise

A Formal Evaluation of Mean-Time Access Latencies for Interleaved On-chip Shared Banked-memory in Manycores ........................................................................................................................................ 19  
Stephane Louise

## Session 2: NoC Architecture

Performance Degradation by Deactivated Cores in 2-D Mesh NoCs ................................................................. 25  
Ikki Fujiwara, Michihiro Koibuchi, and Hiroki Matsutani

Design of a GALS-NoC Using Soft-cores on FPGAs ............................................................................................ 31  
Hideki Katabami, Hiroshi Saito, and Tomohiro Yoneda

Study of Application of Network Coding on NoCs for Multicast Communications ........................................... 37  
Ahmed Shalaby, Victor Goulart, and Mohamed El-Sayed Ragab
Session 3: Network/Streaming Processing

A Packet Classifier Using Parallel EVMDD (k) Machine .................................................................43
   Hiroki Nakahara, Tsutomu Sasao, and Munehiro Matsuura

A Low-Power Link Speed Control Method on Distributed Real-Time Systems ........................................49
   Yusuke Kumura, Kazutoshi Suito, Hiroki Matsutani, and Nobuyuki Yamasaki

Wire-Speed Implementation of Sliding-Window Aggregate Operator over Out-of-Order Data Streams .................................................................55
   Yasin Oge, Masato Yoshimi, Takefumi Miyoshi, Hideyuki Kawashima, Hidetsugu Irie,
   and Tsutomu Yoshinaga

Session 4: NoC Techniques

Evaluation of the Scalability of Round Robin Arbiters for NoC Routers on FPGA ........................................61
   Maher Abdelrasoul, Mohammed Ragab, and Victor Goulart

Deadlock-Recovery Support for Fault-tolerant Routing Algorithms in 3D-NoC Architectures ..............................67
   Akram Ben Ahmed, Achraf Ben Ahmed, and Abderezek Ben Abdallah

Mapping Non-trivial Network Topologies Onto Chips ..................................................................................73
   Ikki Fujiwara and Michihiro Koibuchi

Session 5: Reconfigurable Computing

The Approximate String Matching on the Hierarchical Memory Machine, with Performance Evaluation .................................................................79
   Duhu Man, Koji Nakano, and Yasuaki Ito

An Efficient Implementation of the Hough Transform Using DSP Slices and Block RAMs on the FPGA ........................................................................85
   Xin Zhou, Yasuaki Ito, and Koji Nakano

A Classification Processor for a Support Vector Machine with Embedded DSP Slices and Block RAMs in the FPGA .................................................................................91
   Yuki Ago, Koji Nakano, and Yasuaki Ito

Spatiotemporal Modular Arrangement for Energy Efficient Reconfigurable SoCs ........................................97
   Kei Kinoshita, Tomoyuki Okamura, Daisuke Takano, Tetsuhiko Yao, and Yoshihki Yamaguchi

Session 6: Programming/Design Tool

Solving SAT-encoded Formal Verification Problems on SoC Based on a WSAT Algorithm with a New Heuristic for Hardware Acceleration .........................................................101
   Kenji Kanazawa and Tsutomu Maruyama

ArchHDL: A New Hardware Description Language for High-Speed Architectural Evaluation ........................107
   Simpei Sato and Kenji Kise

Design, Implementation and Evaluation of Built-in Functions on Parallel Programming Model in SMYLE OpenCL .........................................................................................113
   Noriko Etani, Takuji Hieda, and Hiroyuki Tomiyama
Special Session: Auto-Tuning for Multi-core and GPU (ATMG)

ATMG Session 1: Autotuning Systems and Tools
Energy Optimization for Scientific Programs Using Auto-tuning Language ppOpen-AT
Takahiro Katagiri, Cheng Luo, Reiji Suda, Shoichi Hirasawa, and Satoshi Ohshima

BOAST: Bringing Optimization through Automatic Source-to-Source Transformations
Johan Cronsioe, Brice Videau, and Vania Marangozova-Martin

Auto-Tuning of Data Communication on Heterogeneous Systems
Marc Jordá, Ivan Tanasic, Javier Cabezas, Lluis Vilanova, Isaac Gelado, and Nacho Navarro

ATMG Session 2: Applications and Performance Evaluation
OpenMP/MPI Implementation of Tile QR Factorization on T2K Open Supercomputer
Tomohiro Suzuki and Hideki Miyashita

A Comparison of Performance Tunabilities between OpenCL and OpenACC
Makoto Sugawara, Shoichi Hirasawa, Kazuhiko Komatsu, Hiroyuki Takizawa, and Hiroaki Kobayashi

Early Experiences for Adaptation of Auto-tuning by ppOpen-AT to an Explicit Method
Takahiro Katagiri, Satoshi Ito, and Satoshi Ohshima

Special Session: Heterogeneous Multicore Computing Systems and Applications (HMC)

HMC Session
Reconfigurable Multi-core Architecture—A Plausible Solution to the Von Neumann Performance Bottleneck
Chun-Hsien Lu, Chih-Sheng Lin, Hung-Lin Chao, Jih-Sheng Shen, and Pao-Ann Hsiung

Performance Evaluation of Cauchy Reed-Solomon Coding on Multicore Systems
Tim Karlsson and Lars Lundberg

GPU-based Multi-stream Analyzer on Application Layer for Service-Oriented Router
Kazumasa Ikeuchi, Janaka Wijekoon, Shinichi Ishida, and Hiroaki Nishi

Special Session: Networked Embedded Systems for Internet of Things (NEST)

NEST Session
DDNM: Monitoring Environment Noise Using Smart Phones
Hong Yao, Guang Yang, Changkai Zhang, Chengyu Hu, and Qingzhong Liang

Study on Influences Analysis of RFID and Application in Midget Coil Warehouse
Qingzhong Liang, Yuanyuan Fan, and Hong Yao
Vulnerability Localization Method Based on Software Structural Signature of Complex Network ..............................................188

Fan Yang and Huanguo Zhang

Author Index ...........................................................................................................................................................................193