Author Index

A

- Abhijit CHATTERJEE
  - Predicting Die-to-Die Process Variations from Wafer Test Data: A Feasibility Study
  - Low Cost Signal Reconstruction Based Testing of RF Components Using Incoherent Undersampling
- Alex PINTO
  - Local Data Fusion Algorithm for Fire Detection Through Mobile Robot
- Alexandre BOYER
  - Effect of Aging on Power Integrity of Digital Integrated Circuits
- Alon ASCOLI
  - MEMRISTOR-based Filtering Applications
- Andrea CALIMERA
  - Emerging Technologies and Beyond CMOS Computing Architectures
  - Investigating the Behaviour of Physical Defects in PN-Junction based Reconfigurable Graphene Devices
  - Technique Based on On-Chip Current Sensors and Neighborhood Comparison Logic to Detect Resistive-Open Defects in SRAMs
- Anton TSEPULO
  - Assessment of Diagnostic Test for Automated Bug Localization
- Aritra BANERJEE
  - Low Cost Signal Reconstruction Based Testing of RF Components Using Incoherent Undersampling
Arwa BEN DHIA

- Comparison of Fault-Tolerant Fabless CLBS in SRAM-Based FPGAs

Bernd BECKER

- Pre-Characterization Procedure for a Mixed Mode Simulation of IR-Drop Induced Delays

Bhattacharya SOUMENDU

- Predicting Die-to-Die Process Variations from Wafer Test Data: A Feasibility Study

Carlos CASTRO MARQUEZ

- Formal Equivalence Checking Between High-Level and RTL Hardware Designs

Carlos DUALIBE

- Low-Cost DC BIST for Analog Circuits: A Case Study

Carlos SILVA CARDENAS

- Evidences of the Sensitivity of Two SRAM Generations to Neutrons Present in the Earth’s Atmosphere: Results of the HARMLESS STIC-AMSUD Project

Caroline AGUIAR

- Neutron Sensitivity of Integer and Floating Point Operations Executed in GPUs

Christophe MULLER

- Spice Level Analysis of Single Event Effects in an OXRRAM Cell

Christopher FROST

- Neutron Sensitivity of Integer and Floating Point Operations Executed in GPUs

Claudio FEDERICO

- Evidences of the Sensitivity of Two SRAM Generations to Neutrons Present in the Earth’s Atmosphere: Results of the HARMLESS STIC-AMSUD Project

Costas ARGYRIDES

- Title: Challenges in the Design and Test of High-Performance New Devices
Debesh BHATIA

- Low Cost Signal Reconstruction Based Testing of RF Components Using Incoherent Undersampling

Dieter WUTTKE

- ISA Configurability of a Test-Processor Used for a Board-Level Interconnection Testing

Djones LETTNIN

- Automatic Property Generation for Formal Verification Applied to HDL-Based Design of an On-Board Computer Space Application

Du CHANGDAO

- On the Functional Test of the BTB Logic in Pipelined and Superscalar Processors

Edgar Ernesto SANCHEZ

- On the Functional Test of the BTB Logic in Pipelined and Superscalar Processors

Eduardo BEZERRA

- Automatic Property Generation for Formal Verification Applied to HDL-Based Design of an On-Board Computer Space Application

Eduardo CHIELLE

- Improving Error Detection with Selective Redundancy in Software-based Techniques

Enrico MACII

- Investigating the Behaviour of Physical Defects in PN-Junction based Reconfigurable Graphene Devices

- Technique Based on On-Chip Current Sensors and Neighborhood Comparison Logic to Detect Resistive-Open Defects in SRAMs

Fabian VARGAS

- Technique Based on On-Chip Current Sensors and Neighborhood Comparison Logic to Detect Resistive-Open Defects in SRAMs
Fabrice PANCHER
- Evidences of the Sensitivity of Two SRAM Generations to Neutrons Present in the Earth’s Atmosphere: Results of teh HARMLESS STIC-AMSUD Project

Fayrouz HADDAD
- Built-In Tuning of the Local Oscillator for Open Loop Modulation of Low Cost, Low Power RF Transceiver

Felipe LAVRATTI
- Technique Based on On-Chip Current Sensors and Neighborhood Comparison Logic to Detect Resistive-Open Defects in SRAMs

Fernanda KASTENSIDT
- Improving Error Detection with Selective Redundancy in Software-based Techniques

Fernando CORINTO
- MEMRISTOR-based Filtering Applications

Florence AZAIS
- Pre-Characterization Procedure for a Mixed Mode Simulation of IR-Drop Induced Delays

Giovanni DE MICHELI
- Vertically-stacked Silicon Nanowire Transistors with Controllable Polarity: A Robustness Study

Guilherme ROBERTO
- Local Data Fusion Algorithm for Fire Detection Through Mobile Robot

Guillaume HUBERT
- Evidences of the Sensitivity of Two SRAM Generations to Neutrons Present in the Earth’s Atmosphere: Results of teh HARMLESS STIC-AMSUD Project

Hana KUBATOVA
- Markov Chains Hierarchical Dependability Models: Worst-case Computations

Hassan GHAEMZADEH
- Vertically-stacked Silicon Nanowire Transistors with Controllable Polarity: A Robustness Study
- Hassen AZIZA
  - Spice Level Analysis of Single Event Effects in an OXRRAM Cell
  - Built-In Tuning of the Local Oscillator for Open Loop Modulation of Low Cost, Low Power RF Transceiver
- Hector VILLACORTA
  - Bridge Defect Detection in Nanometer CMOS Circuits using Low VDD and Body Bias
- Heinrich Theodor VIERHAUS
  - Towards an Automatic Generation of Diagnostic In-Field SBST For Multiplexer-Based Processor Components
- Hiroyuki YAMAUCHI
  - A RTN Variation Tolerant Guard Band Design for a Deeper Nanometer Scaled SRAM Screening Test: Based on EM Gaussians Mixtures Approximations Model of Long-Tail Distributions
- Ilia POLIAN
  - Pre-Characterization Procedure for a Mixed Mode Simulation of IR-Drop Induced Delays
- Jaan RAIK
  - Assessment of Diagnostic Test for Automated Bug Localization
- Jaume SEGURA
  - Bridge Defect Detection in Nanometer CMOS Circuits using Low VDD and Body Bias
- Jean Michel PORTAL
  - Built-In Tuning of the Local Oscillator for Open Loop Modulation of Low Cost, Low Power RF Transceiver
  - Spice Level Analysis of Single Event Effects in an OXRRAM Cell
- Jiang Chau WANG
  - Formal Equivalence Checking Between High-Level and RTL Hardware Designs
  - PROCOV: Probabilistic Output Coverage Model
- Jie JIANG
  - Pre-Characterization Procedure for a Mixed Mode Simulation of IR-Drop Induced Delays
Joel MUNOZ QUISEPE
- PROCOV: Probabilistic Output Coverage Model

Joerg SACHSE
- ISA Configurability of a Test-Processor Used for a Board-Level Interconnection Testing

John CARULLI
- Predicting Die-to-Die Process Variations from Wafer Test Data: A Feasibility Study

Jorge MEZA ESCOBAR
- ISA Configurability of a Test-Processor Used for a Board-Level Interconnection Testing

José AZAMBUJA
- Improving Error Detection with Selective Redundancy in Software-based Techniques

José MACHADO
- Local Data Fusion Algorithm for Fire Detection Through Mobile Robot

José L. GARCÍA-GERVACIO
- Bridge Defect Detection in Nanometer CMOS Circuits using Low VDD and Body Bias

José RUZZANTE
- Evidences of the Sensitivity of Two SRAM Generations to Neutrons Present in the Earth’s Atmosphere: Results of the HARMLESS STIC-AMSUD Project

Kalinka BRANCO
- Local Data Fusion Algorithm for Fire Detection Through Mobile Robot

Karine CASTELLANI-COULIE
- Spice Level Analysis of Single Event Effects in an OXRRAM Cell
- Built-In Tuning of the Local Oscillator for Open Loop Modulation of Low Cost, Low Power RF Transceiver
Leticia Maria BOLZANI POEHL
• Investigating the Behaviour of Physical Defects in PN-Junction based Reconfigurable Graphene Devices
• Technique Based on On-Chip Current Sensors and Neighborhood Comparison Logic to Detect Resistive-Open Defects in SRAMs

Lirida NAVINER
• Comparison of Fault-Tolerant Fabless CLBS in SRAM-Based FPGAs

Luis ENTRENA
• Fast Fault Injection Techniques using FPGAs

Luis FRANCISCO
• Parametric Model Calibration and Measurement Extraction for LFN Using Virtual Instrumentation

Luis TOLEDO
• Low-Cost DC BIST for Analog Circuits: A Case Study

Maksim JENIHHIN
• Assessment of Diagnostic Test for Automated Bug Localization

Manuel JIMENEZ-CEDENO
• Parametric Model Calibration and Measurement Extraction for LFN Using Virtual Instrumentation

Marc BOCQUET
• Spice Level Analysis of Single Event Effects in an OXRRAM Cell

Marco GILLI
• MEMRISTOR-based Filtering Applications

Mariagrazia GRAZIANO
• On the Functional Test of the BTB Logic in Pipelined and Superscalar Processors

Mariane COMTE
• Pre-Characterization Procedure for a Mixed Mode Simulation of IR-Drop Induced Delays
• Marina APARICIO
  - Pre-Characterization Procedure for a Mixed Mode Simulation of IR-Drop Induced Delays

• Mario SCHOELZEL
  - Towards an Automatic Generation of Diagnostic In-Field SBST For Multiplexer-Based Processor Components

• Marius STRUM
  - PROCOV: Probabilistic Output Coverage Model
  - Formal Equivalence Checking Between High-Level and RTL Hardware Designs

• Markus WINTERHOLER
  - Automatic Property Generation for Formal Verification Applied to HDL-Based Design of an On-Board Computer Space Application

• Martin KOHLIK
  - Markov Chains Hierarchical Dependability Models: Worst-case Computations

• Massimo PONCINO
  - Investigating the Behaviour of Physical Defects in PN-Junction based Reconfigurable Graphene Devices

• Matteo SONZA REORDA
  - On the Functional Test of the BTB Logic in Pipelined and Superscalar Processors

• Maurizio ZAMBONI
  - On the Functional Test of the BTB Logic in Pipelined and Superscalar Processors

• McCoy JENNIFER
  - Predicting Die-to-Die Process Variations from Wafer Test Data: A Feasibility Study

• Melanie DIEPENBECK
  - PASSAT 2.0: A Multi-Functional STA-Based Testing Framework

• Michel RENOVELL
  - Pre-Characterization Procedure for a Mixed Mode Simulation of IR-Drop Induced Delays

• Miroslav MIRCHEV
  - MEMRISTOR-based Filtering Applications
N
- Nahar AMIT
  - Predicting Die-to-Die Process Variations from Wafer Test Data: A Feasibility Study
- Nicholas TZOU
  - Low Cost Signal Reconstruction Based Testing of RF Components Using Incoherent Undersampling
- Nie ZHIFAN
  - On the Functional Test of the BTB Logic in Pipelined and Superscalar Processors

O
- Ozgur SINANOGLU
  - Regaining Hardware Trust By Leveraging Test Techniques and Tools

P
- Pablo PETRASHIN
  - Low-Cost DC BIST for Analog Circuits: A Case Study
- Paolo RECH
  - Neutron Sensitivity of Integer and Floating Point Operations Executed in GPUs
- Philippe MATHERAT
  - Comparison of Fault-Tolerant Fabless CLBS in SRAM-Based FPGAs
- Pierre-Emanuel GAILLARDON
  - Vertically-stacked Silicon Nanowire Transistors with Controllable Polarity: A Robustness Study
- Praveen VENKATARAMANI
  - A Test Time Theorem and Its Applications

Q

R
- Raimund UBAR
  - Diagnostic Modeling of Digital Systems with Low- and High-Level Decision Diagrams
  - Assessment of Diagnostic Test for Automated Bug Localization
- Raoul VE LAZCO
  - Evidences of the Sensitivity of Two SRAM Generations to Neutrons Present in the Earth’s Atmosphere: Results of teh HARMLESS STIC-AMSUD Project

- Raul BARTH
  - Improving Error Detection with Selective Redundancy in Software-based Techniques

- Ricardo REIS
  - Increasing Reliability by using Transistor Networks

- Robert Wille
  - PASSAT 2.0: A Multi-Functional STA-Based Testing Framework

- Rolf DRECHSLER
  - PASSAT 2.0: A Multi-Functional STA-Based Testing Framework

- Sabyasachi DEYATI
  - Low Cost Signal Reconstruction Based Testing of RF Components Using Incoherent Undersampling

- Sandeep MIRYALA
  - Investigating the Behaviour of Physical Defects in PN-Junction based Reconfigurable Graphene Devices

- Santiago SONDON
  - Diagnose of Radiation Induced Single Event Effects in a PLL Using a Heavy Ion Microbeam

- Shyam Kumar DEVARAKOND
  - Predicting Die-to-Die Process Variations from Wafer Test Data: A Feasibility Study

- Sonia BEN DHIA
  - Effect of Aging on Power Integrity of Digital Integrated Circuits

- Steffen OSTENDORFF
  - ISA Configurability of a Test-Processor Used for a Board-Level Interconnection Testing

- Stephan EGGERSGLUESS
  - PASSAT 2.0: A Multi-Functional STA-Based Testing Framework
Stephanie RÖDER
- Towards an Automatic Generation of Diagnostic In-Field SBST For Multiplexer-Based Processor Components

Suraj SINDIA
- A Test Time Theorem and Its Applications

Sybille HELLEBRAND
- Analyzing and Quantifying Fault Tolerance Properties

Tetzlaff RONALD
- MEMRISTOR-based Filtering Applications

Tobias KOAL
- Towards an Automatic Generation of Diagnostic In-Field SBST For Multiplexer-Based Processor Components

Valentin TIIHOMIROV
- Assessment of Diagnostic Test for Automated Bug Localization

Victor CHAMPAC
- Bridge Defect Detection in Nanometer CMOS Circuits using Low VDD and Body Bias

Vishwani AGRAWAL
- A Test Time Theorem and Its Applications

Walter LANCIONI
- Low-Cost DC BIST for Analog Circuits: A Case Study

Wenceslas RAHAJANDRAIBE
- Spice Level Analysis of Single Event Effects in an OXRRAM Cell
- Built-In Tuning of the Local Oscillator for Open Loop Modulation of Low Cost, Low Power RF Transceiver
- Wesley SILVA
  - Automatic Property Generation for Formal Verification Applied to HDL-Based Design of an On-Board Computer Space Application

- Worawit SOMHA
  - A RTN Variation Tolerant Guard Band Design for a Deeper Nanometer Scaled SRAM Screening Test: Based on EM Gaussians Mixtures Approximations Model of Long-Tail Distributions

- Yervant Zorian
  - Diagnostic Modeling of Digital Systems with Low- and High-Level Decision Diagrams