The Community for Technology Leaders
2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (2006)
Karlsruhe Germany
Mar. 2, 2006 to Mar. 3, 2006
ISBN: 0-7695-2533-4
pp: 6 pp.
R. Jain , Indian Inst. of Technol., Delhi
A. Mukherjee , Indian Inst. of Technol., Delhi
K. Paul , Indian Inst. of Technol., Delhi
ABSTRACT
With advances in process technology, the feature sizes are decreasing, which leads to higher defect densities. More sophisticated techniques, at increased costs are required to avoid defects. If nanotechnology based fabrications are applied, the yield may even go down to zero, as avoiding defects during fabrication will not be a feasible option. Hence, future architectures have to be defect-tolerant. Most of the current defect-tolerance schemes introduce redundancy in architecture to combat defects. Alternatively we can introduce defect tolerance in the design-flow. In this paper we analyze the bottlenecks faced by current design-methodologies while addressing defect tolerance. We study the performance of present place and route tools on a defective fabric in terms of area and critical delay penalty, and explore routing aware placement in this context. We have proposed a new cost function, CA-RISA for improving the performance in a defect-aware environment
INDEX TERMS
Reconfigurable architectures, Fabrics, Fabrication, Redundancy, Cost function, Nanotechnology, Very large scale integration, Manufacturing, Circuit faults, Chemical technology,
CITATION
R. Jain, A. Mukherjee, K. Paul, "Defect-aware design paradigm for reconfigurable architectures", 2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), vol. 00, no. , pp. 6 pp., 2006, doi:10.1109/ISVLSI.2006.32
104 ms
(Ver 3.3 (11022016))