The Community for Technology Leaders
Quality Electronic Design, International Symposium on (2008)
Mar. 17, 2008 to Mar. 19, 2008
ISBN: 978-0-7695-3117-5
pp: 502-507
ABSTRACT
A compact model for the Carbon nanotube transistor (CNFET) is presented in this work. This simple model aids the first-order analysis for digital and analog design with CNFET. Based on the physical understanding of ballistic transport in the CNFET channel and tunneling at the Schottky barrier contacts, we develop a set of closed-form expressions that predict the device behavior with varying process and bias conditions. Using this model, we compare a CNFET with 22nm MOSFET in both digi-tal and analog domains. We conclude that (1) a CNFET digital circuit can be more than 10X faster than 22nm CMOS; (2) there is 10X improvement in gm for compara-ble device dimensions, and (3) >25X improvement in gDS for comparable saturation current. This simple, scalable model is an efficient tool for analytical treatment of CNFET based circuits, revealing potential design oppor-tunities, especially in the analog domain.
INDEX TERMS
CNT, modeling, Schottky barrier, analog design metrics
CITATION

S. Sinha, Y. Cao and A. Balijepalli, "A Simplified Model of Carbon Nanotube Transistor with Applications to Analog and Digital Design," 2008 9th International Symposium on Quality Electronic Design (ISQED '08)(ISQED), San Jose, CA, 2008, pp. 502-507.
doi:10.1109/ISQED.2008.99
95 ms
(Ver 3.3 (11022016))