The Community for Technology Leaders
Quality Electronic Design, International Symposium on (2005)
San Jose, California
Mar. 21, 2005 to Mar. 23, 2005
ISBN: 0-7695-2301-3
pp: 470-475
Jihyun Lee , Northeastern University, Boston, MA
Yong-Bin Kim , Northeastern University, Boston, MA
This paper proposes a novel automation platform that provides fast and reliable path to analog circuit design for the desired specifications. Circuit heuristics and hierarchy are employed to aid efficient design flow. As a synthesis method, procedural planning of design equations is developed to improve accuracy. To cope with the low power requirements of recent analog design trend, automation flow of subthreshold op amp design is developed based on weak inversion model, which is a unique feature of the proposed tool. The proposed and developed tool was applied to several test cases. The results show that design time is reduced from weeks to seconds, and at the same time, a significantly accurate circuit behavior for the desired performance specification is obtained.

J. Lee and Y. Kim, "ASLIC: A Low Power CMOS Analog Circuit Design Automation," Proceedings. 6th International Symposium on Quality Electronic Design(ISQED), San Jose, CA, USA, 2005, pp. 470-475.
89 ms
(Ver 3.3 (11022016))