The Community for Technology Leaders
Quality Electronic Design, International Symposium on (2005)
San Jose, California
Mar. 21, 2005 to Mar. 23, 2005
ISBN: 0-7695-2301-3
pp: 310-315
Leonid Gluhovsky , IBM Haifa Research Lab, Haifa Israel
Lyes Benalycherif , ST Microelectronics, Grenoble, France
Dmitry Pidan , IBM Haifa Research Lab, Haifa Israel
Gil Shapir , IBM Haifa Research Lab, Haifa Israel
Daniel Geist , IBM Haifa Research Lab, Haifa Israel
Younes Lahbib , ST Microelectronics, Grenoble, France
Romain Kamdem , ST Microelectronics, Grenoble, France
Anat Dahan , IBM Haifa Research Lab, Haifa Israel
Yaron Wolfsthal , IBM Haifa Research Lab, Haifa Israel
ABSTRACT
Assertion-Based Verification (ABV) using the PSL language is currently gaining acceptance as an essential method for functional verification of hardware. A basic technique to implement ABV is to embed temporal assertions in RTL code. This paper describes the use of a PSL-based ABV methodology in a C++-based system level modeling and simulation environment. We describe the considerations of porting a tool which translates PSL to VHDL/Verilog, to support C++, a language which was designed for software and does not have concurrent language constructs. The translation scheme is shown to be adaptable to all C-based environments. We exemplify the wide applicability of this scheme by detailing its successful deployment in a SystemC-based industrial System-on-Chip (SoC) project.
INDEX TERMS
null
CITATION
Leonid Gluhovsky, Lyes Benalycherif, Dmitry Pidan, Gil Shapir, Daniel Geist, Younes Lahbib, Romain Kamdem, Anat Dahan, Yaron Wolfsthal, "Combining System Level Modeling with Assertion Based Verification", Quality Electronic Design, International Symposium on, vol. 00, no. , pp. 310-315, 2005, doi:10.1109/ISQED.2005.32
101 ms
(Ver )