Table of Contents

2014 IEEE International Symposium on Performance Analysis of Systems and Software
ISPASS 2014

Message from the General Chair ................................................................. viii
Message from the Program Chair .............................................................. ix
Organization and Program Committees ..................................................... xi

Keynote I

Bridging the Energy-Efficiency Gap in a Future of Massive Data .................. 1
Prof. Fred Chong (University of California, Santa Barbara)

Session 1: Best Paper Nominees

BarrierPoint: Sampled Simulation of Multi-threaded Applications .................. 2
Trevor E. Carlson, Wim Heirman, Kenzo Van Craeynest, Lieven Eeckhout
(Ghent University)

Sources of Error in Full-System Simulation ............................................. 13
Anthony Gutierrez (University of Michigan), Joseph Pusdesris (University of Michigan), Ronald G.
Dreslinski (University of Michigan), Trevor Mudge (University of Michigan), Chander Sudanthi (ARM),
Chris Emmons (ARM), Nigel Paver (ARM)

Exploiting Spatial Architectures for Edit Distance Algorithms .................... 23
Jesmin Jahan Tithi (Stony Brook University), Neal Crago (Intel Corporation), Joel Emer
(Intel/Massachusetts Institute of Technology)

A Top-Down Method for Performance Analysis and Counters Architecture .......... 35
Ahmad Yasin (Intel Corporation)

Session 2: Applications and Benchmarks

Moby: A Mobile Benchmark Suite for Architectural Simulators .................... 45
Yongbing Huang, Zhongbin Zha, Mingyu Chen, Lixin Zhang
(Chinese Academy of Sciences)

The Design Space of Ultra-low Energy Asymmetric Cryptography ................. 55
Andrew D. Targhetta (Texas A&M University), Donald E. Owen Jr. (Sandia National Laboratories), Paul
V. Gratz (Texas A&M University)

Optimized Hardware for Suboptimal Software: The Case for SIMD-aware Benchmarks .... 66
Juan M. Cebrian, Magnus Jahre, Lasse Natvig
(Norwegian University of Science and Technology)
Session 3: Analytical and Statistical Models

Applying the Roofline Model
Georg Ofenbeck, Ruedi Steinmann, Victoria Caparros, Daniele G. Spampinato, Markus Pueschel
(ETH Zurich)

Extending Statistical Cache Models to Support Detailed Pipeline Simulators
Nikos Nikoleris, David Eklöv, Erik Hagersten
(Uppsala University)

Modeling Cache Coherence Misses on Multicore
Xiaoyue Pan (Uppsala University), Bengt Jonsson (Uppsala University)

Session 4: Simulators

Manifold: A Parallel Simulation Framework for Multicore Systems
Jun Wang (Georgia Tech), Jesse Beu, Rishiraj Bheda (Georgia Tech), Tom Conte (Georgia Tech), Zhenjiang Dong (Georgia Tech), Chad Kersey (Georgia Tech), Mitchell Rasquinha (Oracle), George Riley (Georgia Tech), William Song (Georgia Tech), He Xiao (Georgia Tech), Peng Xu (Oracle), Sudhakar Yalamanchili (Georgia Tech)

PriME: A Parallel and Distributed Simulator for Thousand-Core Chips
Yaosheng Fu (Princeton University), David Wentzlaff (Princeton University)

Poster Session

A Study of Thread Level Parallelism on Mobile Devices
Cao Gao (University of Michigan), Anthony Gutierrez (University of Michigan), Ronald G. Dreslinski (University of Michigan), Trevor Mudge (University of Michigan), Krisztian Flautner (ARM Ltd.), Geoffrey Blake (ARM Ltd.)

Steps Towards Wider Use of Concurrency Code Patterns
Kazuaki Ishizaki (IBM Research - Tokyo), Sharokh Daijavad (IBM Research - Almaden), Toshio Nakatani (IBM Research - Tokyo)

ParTejas: A Parallel Simulator for Multicore Processors
Geetika Malhotra (IIT Delhi), Pooja Aggarwal (IIT Delhi), Abhishek Sagar (Adobe Systems India), Smruti R. Sarangi (IIT Delhi)

Power Modeling and Other New Features in the Graphite Simulator
George Kurian, Sabrina Neuman, George Bezerra, Anthony Giovinazzo, Jason Miller, Srinivas Devadas (Massachusetts Institute of Technology)

Accelerating Network-on-Chip Simulation via Sampling
Wenbo Dai (University of Toronto), Natalie Enright Jørgen (University of Toronto)

A Case for Resource Efficient Prefetching in Multicores
Muneeb Khan, Andreas Sandberg, Erik Hagersten
(Uppsala University)

Evaluating Trace Aggregation for Performance Visualization of Large Distributed Systems
Robin Lamarche-Perrin, Lucas Mello Shnorr, Jean-Marc Vincent, Yves Demazeau
(Laboratoire d'Informatique de Grenoble)
Reverse Engineering of Cache Replacement Policies in Intel Microprocessors and Their Evaluation...
Andreas Abel (Saarland University), Jan Reineke (Saarland University) ................................................................. 141

William Song, Saibal Mukhopadhyay, Sudhakar Yalamanchili
(Georgia Institute of Technology) ................................................................. 143

Characterizing the Latency Hiding Ability of GPUs
Shin-Ying Lee (Arizona State University), Carole-Jean Wu (Arizona State University) ................................................................. 145

Keynote II
Life Lessons and Datacenter Performance Analysis
Dr. Amer Diwan (Google) ................................................................. 147

Session 5: Online Profiling
A Software Based Profiling Method for Obtaining Speedup Stacks on Commodity Multi-Cores
David Eklov, Nikos Nikoleris, Erik Hagersten
(Uppsala University) ................................................................. 148

MIAMI: A Framework for Application Performance Diagnosis
Gabriel Marin, Jack Dongarra, Dan Terpstra
(University of Tennessee) ................................................................. 158

Quality Time: A Simple Online Technique for Quantifying Multicore Execution Efficiency
Anshuman Gupta (University of California, San Diego), Jack Sampson (PSU), Michael Bedford Taylor
(University of California, San Diego) ................................................................. 169

Variability of Data Dependences and Control Flow
Tobias J.K. Edler von Koch (University of Edinburgh), Bjoern Franke (University of Edinburgh) ................................................................. 180

Session 6: Cache and Memory Systems
NDC: Analyzing the Impact of 3D-Stacked Memory+Logic Devices on MapReduce Workloads
Seth Pugsley (University of Utah), Jeffrey Jestes (University of Utah), Huihui Zhang (University of Utah), Rajeev Balasubramonian (University of Utah), Vijayalakshmi Srinivasan (IBM T.J. Watson), Alper Buyuktosunoglu (IBM T.J. Watson), Al Davis (University of Utah), Feifei Li (University of Utah) ................................................................. 190

Simulating DRAM controllers for future system architecture exploration
Andreas Hansson (ARM), Neha Agarwal (University of Michigan), Aasheesh Kolli (University of Michigan), Aniruddha N. Udipi (ARM), Thomas Wenisch (University of Michigan) ................................................................. 201
Energy-Efficient Reconfigurable Cache Architectures for Accelerator-Enabled Embedded Systems
Amin Farmahini-Farahani, Nam Sung Kim, Katherine Morrow
(University of Wisconsin, Madison)

Session 7: GPUs

GPU-Qin: A Methodology for Evaluating the Error Resilience of GPGPU Applications
Bo Fang (University of British Columbia), Karthik Pattabiraman (University of British Columbia), Matei Ripeanu (University of British Columbia), Sudhanva Gurumurthi (AMD Research)

Understanding the Tradeoffs between Software-Managed vs. Hardware-Managed Caches in GPUs
Chao Li (North Carolina State University), Yi Yang (NEC), Hongwen Dai (North Carolina State University), Shengen Yan (Chinese Academy of Sciences), Frank Mueller (North Carolina State University), Huiyang Zhou (North Carolina State University)

AUTHOR INDEX