2014 IEEE International Symposium on Parallel and Distributed Processing with Applications (ISPA) (2014)
Aug. 26, 2014 to Aug. 28, 2014
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISPA.2014.26
Even though FPGAs are becoming more and more popular as they are used in many different scenarios like communications and HPC, the steep learning curve needed to work with this technology is still the major limiting factor to their full success. Many works proposed to mitigate this problem by creating a companion of tools to support the designer during the development phase for this technology. The EU FASTER Project aims at realizing an integrated toolchain that assists the designer in the steps of the design flow that are necessary to port a given application onto an FPGA device. The novelty of the framework relies in the fact that the partial dynamic reconfiguration, which FPGA devices can exploit, is seen as a first class citizen throughout the whole design flow. This work reports a case study in which the FASTER toolchain has been used to port a raytracer application onto the STM Spear prototyping embedded platform. The paper discusses the steps done for the realization of the prototype and the results obtained on the target device. It finally reports some improvements that can be exploited to improve the performance of the hardware implementation that has been realized.
Hardware, Graphical user interfaces, Computer architecture, Field programmable gate arrays, Protocols, XML, Performance evaluation
F. Spada et al., "FPGA-Based Design Using the FASTER Toolchain: The Case of STM Spear Development Board," 2014 IEEE International Symposium on Parallel and Distributed Processing with Applications (ISPA), Milan, Italy, 2014, pp. 134-141.