The Community for Technology Leaders
2013 IEEE 43rd International Symposium on Multiple-Valued Logic (2009)
Naha, Okinawaw, Japan
May 21, 2009 to May 23, 2009
ISSN: 0195-623X
ISBN: 978-0-7695-3607-1
pp: 256-261
ABSTRACT
Multiple Valued Logic (MVL) has been gaining popularity and practical applications. In addition to the standard MVL benefits, quaternary logic offers the benefit of easy interfacing to binary logic due to the fact that the radix 4=22 allows for simple encoding/decoding circuits. Quaternary cells based on the Supplementary Symmetrical Logic Circuit Structure (SUSLOC) [2] are modeled and used for our adder circuit structures. Several different adder configurations are designed and modeled using the basic quaternary gates and are modeled with the SystemVerilog modeling language. Different adder configurations are compared for their size and estimated logic depth for area and performance estimation and compared with their binary counterparts.
INDEX TERMS
Quaternary, SUSLOC, Voltage-mode circuit, addition circuit
CITATION
Satyendra R. Datla, Dave Henderson, Luther Hendrix, Mitchell A. Thornton, "Quaternary Addition Circuits Based on SUSLOC Voltage-Mode Cells and Modeling with SystemVerilog©", 2013 IEEE 43rd International Symposium on Multiple-Valued Logic, vol. 00, no. , pp. 256-261, 2009, doi:10.1109/ISMVL.2009.66
95 ms
(Ver 3.3 (11022016))