The Community for Technology Leaders
Computer Architecture, International Symposium on (1997)
Denver, Colorado, United States
June 1, 1997 to June 4, 1997
ISSN: 1063-6897
ISBN: 0-89791-901-7
pp: 1
Superscalar processors currently have the potential to fetch multiple basic blocks per cycle by employing one of several recently proposed instruction fetch mechanisms. However, this increased fetch bandwidth cannot be exploited unless pipeline stages further downstream correspondingly improve. In particular, register renaming a large number of instructions per cycle is difficult. A large instruction window, needed to receive multiple basic blocks per cycle, will slow down dependence resolution and instruction issue. This paper addresses these and related issues by proposing (i) partitioning of the instruction window into multiple blocks, each holding a dynamic code sequence; (ii) logical partitioning of the register file into a global file and several local files, the latter holding registers local to a dynamic code sequence; (iii) the dynamic recording and reuse of register renaming information for registers local to a dynamic code sequence. Performance studies show these mechanisms improve performance over traditional superscalar processors by factors ranging from 1.5 to a little over 3 for the SPEC Integer programs. Next, it is observed that several of the loops in the benchmarks display vector-like behavior during execution, even if the static loop bodies are likely complex for compile-time vectorization. A dynamic loop vectorization mechanism that builds on top of the above mechanisms is briefly outlined. The mechanism vectorizes up to 60% of the dynamic instructions for some programs, albeit the average number of iterations per loop is quite small.
Tulika Mitra, Sriram Vajapeyam, "Improving Superscalar Instruction Dispatch and Issue by Exploiting Dynamic Code Sequences", Computer Architecture, International Symposium on, vol. 00, no. , pp. 1, 1997, doi:10.1109/ISCA.1997.604515
87 ms
(Ver 3.3 (11022016))