The Community for Technology Leaders
Parallel Processing Symposium, International (1993)
Newport, CA USA
Apr. 13, 1993 to Apr. 16, 1993
ISBN: 0-8186-3442-1
pp: 712-721
Marinescu , Dept. of Comput. Sci., Purdue Univ., West Lafayette, IN, USA
Rice , Dept. of Comput. Sci., Purdue Univ., West Lafayette, IN, USA
ABSTRACT
The paper investigates the time lost in a parallel computation due to sequential and duplicated work, communication and control, and blocking. It introduces the concept of relative speedup and proposes characterizations of parallel algorithms based upon the communication complexity and the blocking model. The paper discusses the impact of the processor's architecture upon the measured speedup. It shows that a large speedup may be due to an inefficient sequential computation, e.g. due to the cache management, rather than to an efficient parallel computation. A model of parallel computations which takes into account sequential and duplicated work, communication and control and blocking is presented. The paper shows that the scalability of a parallel computation is determined by the communication complexity. The model is used to predict the asymptotic behavior, the maximum speedup and the optimal number of processors. An incore 3D FFT algorithm for distributed memory MIMD systems and a Chebyshev iterative algorithm for solving a linear system of equations are used to illustrate the concepts.
INDEX TERMS
incore 3D FFT algorithm, communication complexity, blocking, time lost, parallel computation, relative speedup, parallel algorithms, blocking model, cache management, scalability, distributed memory MIMD systems, Chebyshev iterative algorithm, linear system
CITATION

Marinescu and Rice, "Speedup, communication complexity and blocking-a La Recherche du Temps Perdu," Parallel Processing Symposium, International(IPPS), Newport, CA USA, 1993, pp. 712-721.
doi:10.1109/IPPS.1993.262793
85 ms
(Ver 3.3 (11022016))