The Community for Technology Leaders
2014 IEEE International Parallel & Distributed Processing Symposium Workshops (IPDPSW) (2014)
Phoenix, AZ, USA
May 19, 2014 to May 23, 2014
ISBN: 978-1-4799-4117-9
pp: 236-242
ABSTRACT
The continuous strive for improvements in visual realism is progressively increasing the complexity of algorithms for simulating light physics to produce very realistic scenes. As a result, they are becoming more and more suitable for hardware acceleration, even if they introduce new challenges due to the high requirements in terms of resources. In this paper we propose a hardware implementation of the raytracing algorithm, which is a method for rendering 3D scenes. We exploit partial dynamic reconfiguration to adapt the hardware to the specific part of the image under analysis. This allows us to obtain up to 30% better performance with respect to the software baseline implementation on the AVNET ZedBoard platform.
INDEX TERMS
Hardware, Computer architecture, Algorithm design and analysis, Program processors, Rendering (computer graphics), Three-dimensional displays
CITATION

G. Durelli, F. Spada, R. Cattaneo, C. Pilato, D. Pau and M. D. Santambrogio, "Adaptive Raytracing Implementation Using Partial Dynamic Reconfiguration," 2014 IEEE International Parallel & Distributed Processing Symposium Workshops (IPDPSW), Phoenix, AZ, USA, 2014, pp. 236-242.
doi:10.1109/IPDPSW.2014.31
90 ms
(Ver 3.3 (11022016))