The Community for Technology Leaders
Parallel and Distributed Processing Symposium, International (2008)
Miami, FL, USA
Apr. 14, 2008 to Apr. 18, 2008
ISBN: 978-1-4244-1693-6
pp: 1-8
Srinivas Katkoori , CSE Department, University of South Florida, 4202 E Fowler Avenue ENB 118, Tampa 33620 USA
Adrian Stoica , Jet Propulsion Laboratories, 4800 Oak Grove Drive, Pasadena, CA, 91109 USA
Ricardo Zebulum , Jet Propulsion Laboratories, 4800 Oak Grove Drive, Pasadena, CA, 91109 USA
Pradeep Fernando , CSE Department, University of South Florida, 4202 E Fowler Avenue ENB 118, Tampa 33620 USA
Ramesham Rajeshuni , Jet Propulsion Laboratories, 4800 Oak Grove Drive, Pasadena, CA, 91109 USA
Didier Keymeulen , Jet Propulsion Laboratories, 4800 Oak Grove Drive, Pasadena, CA, 91109 USA
Hariharan Sankaran , CSE Department, University of South Florida, 4202 E Fowler Avenue ENB 118, Tampa 33620 USA
ABSTRACT
Hardware implementation of Genetic Algorithms (GA) is gaining importance as genetic algorithms can be effectively used as an optimization engine for real-time applications (for e.g., evolvable hardware). In this work, we report the design of an IP core that implements a general purpose GA engine which has been successfully synthesized and verified on a Xilinx Virtex II Pro FPGA Device (XC2VP30). The placed and routed IP core has an area utilization of only 16% and clock period of 2.2ns (∼450MHz). The GA core can be customized in terms of the population size, number of generations, cross-over and mutation rates, and the random number generator seed. The GA engine can be tailored to a given application by interfacing with the application specific fitness evaluation module as well as the required storage memory (to store the current and new populations). The core is soft in nature i.e., a gate-level netlist is provided which can be readily integrated with the user’s system.
INDEX TERMS
CITATION
Srinivas Katkoori, Adrian Stoica, Ricardo Zebulum, Pradeep Fernando, Ramesham Rajeshuni, Didier Keymeulen, Hariharan Sankaran, "A customizable FPGA IP core implementation of a general purpose Genetic Algorithm engine", Parallel and Distributed Processing Symposium, International, vol. 00, no. , pp. 1-8, 2008, doi:10.1109/IPDPS.2008.4536534
90 ms
(Ver 3.3 (11022016))