The Community for Technology Leaders
Parallel and Distributed Processing Symposium, International (2008)
Miami, FL, USA
Apr. 14, 2008 to Apr. 18, 2008
ISBN: 978-1-4244-1693-6
pp: 1-8
H. Mecha , Universidad Complutense de Madrid, Spain
M. A. Garcia de Dios , Universidad Complutense de Madrid, Spain
J. Tabero , Universidad Complutense de Madrid, Spain
D. Mozos , Universidad Complutense de Madrid, Spain
J. Septien , Universidad Complutense de Madrid, Spain
ABSTRACT
This paper explains a new technique to estimate free area fragmentation, when hardware multitasking is being considered on a 2D FPGA. The importance of a good fragmentation metric is stated, as well its use as allocation heuristic and as defragmentation alarm. We present a new fragmentation metric based on the relative quadrature of the free area perimeter, showing examples of how it behaves with one or several holes and also with islands. Finally, we show how it can be used as cost function in a location selection heuristic, each time a task is loaded in the FPGA. Experimental results show that though it maintains a low complexity, this metric behaves better than most of the previous ones, discarding a lower amount of computing volume when the FPGA supports a heavy task load.
INDEX TERMS
CITATION
H. Mecha, M. A. Garcia de Dios, J. Tabero, D. Mozos, J. Septien, "Perimeter quadrature-based metric for estimating FPGA fragmentation in 2D HW multitasking", Parallel and Distributed Processing Symposium, International, vol. 00, no. , pp. 1-8, 2008, doi:10.1109/IPDPS.2008.4536508
84 ms
(Ver 3.3 (11022016))