11th IEEE International On-Line Testing Symposium (2009)
June 24, 2009 to June 26, 2009
Pablo Maqueda , Dept. Enginyeria Electrònica, Universitat Politècnica de Catalunya, Diagonal 647, 9th floor, 08028 Barcelona, Spain
Josep Rius , Dept. Enginyeria Electrònica, Universitat Politècnica de Catalunya, Diagonal 647, 9th floor, 08028 Barcelona, Spain
The paper presents an analytical solution for the delay introduced by opens and shorts on RC interconnects. Starting from the set of PDEs that defines the dynamics of such lines, complete solutions are found. Compact expressions for the delay, derived from the complete solutions, show an excellent agreement when compared with simulations, for realistic values of interconnect parameters, driver resistance and an arbitrary values and place of the defect. This information is useful for testing of such interconnects.
J. Rius and P. Maqueda, "Analysis of the extra delay on interconnects caused by resistive opens and shorts," 11th IEEE International On-Line Testing Symposium(IOLTS), Sesimbra-Lisbon, Portugal, 2009, pp. 208-209.