The Community for Technology Leaders
11th IEEE International On-Line Testing Symposium (2009)
Sesimbra-Lisbon, Portugal
June 24, 2009 to June 26, 2009
ISBN: 978-1-4244-4596-7
pp: 201-202
Camille Diou , LICM Laboratory, University Paul Verlaine - Metz, 7 rue Marconi, 57070, France
Abbas Ramazani , LICM Laboratory, University Paul Verlaine - Metz, 7 rue Marconi, 57070, France
Fabrice Monteiro , LICM Laboratory, University Paul Verlaine - Metz, 7 rue Marconi, 57070, France
Abbas Dandache , LICM Laboratory, University Paul Verlaine - Metz, 7 rue Marconi, 57070, France
Mohsin Amin , LICM Laboratory, University Paul Verlaine - Metz, 7 rue Marconi, 57070, France
ABSTRACT
Dependable architectures play an important role in many areas that impact our lives. Dependability is achieved by using a set of analysis and design techniques that increases the complexity and consequently the cost of systems. In this paper, to meet low cost requirement of IP cores, we propose a simple dependable stack processor architecture using a re-execution model of instructions in the case of error detection in consecutive sequences of instructions execution. The architecture is based on applying two memory journals as intermediate stages between processor and main memory in write operations. Then, we present the results obtained by using the developed emulation tools.
INDEX TERMS
CITATION
Camille Diou, Abbas Ramazani, Fabrice Monteiro, Abbas Dandache, Mohsin Amin, "A fault tolerant journalized stack processor architecture", 11th IEEE International On-Line Testing Symposium, vol. 00, no. , pp. 201-202, 2009, doi:10.1109/IOLTS.2009.5196013
99 ms
(Ver )