The Community for Technology Leaders
11th IEEE International On-Line Testing Symposium (2009)
Sesimbra-Lisbon, Portugal
June 24, 2009 to June 26, 2009
ISBN: 978-1-4244-4596-7
pp: 154
Vikas Chandra , ARM R&D, USA
ABSTRACT
Single core chip architecture do not scale well due to various design and reliability challenges. Multicore system with large numbers of cores are becoming common to take advantage of Moore's law. However, there exist various reliability concerns in nanoscale era due to spatial, temporal and dynamic variations. The only way to enable sustained scaling of multicore systems is to make the architecture robust by using adaptive design techniques and having redundant cores which can replace faulty ones.
INDEX TERMS
CITATION
Vikas Chandra, "Designing dependable multicore system with unreliable components", 11th IEEE International On-Line Testing Symposium, vol. 00, no. , pp. 154, 2009, doi:10.1109/IOLTS.2009.5195999
110 ms
(Ver 3.1 (10032016))