11th IEEE International On-Line Testing Symposium (2009)
June 24, 2009 to June 26, 2009
Vikas Chandra , ARM R&D, USA
Single core chip architecture do not scale well due to various design and reliability challenges. Multicore system with large numbers of cores are becoming common to take advantage of Moore's law. However, there exist various reliability concerns in nanoscale era due to spatial, temporal and dynamic variations. The only way to enable sustained scaling of multicore systems is to make the architecture robust by using adaptive design techniques and having redundant cores which can replace faulty ones.
Vikas Chandra, "Designing dependable multicore system with unreliable components", 11th IEEE International On-Line Testing Symposium, vol. 00, no. , pp. 154, 2009, doi:10.1109/IOLTS.2009.5195999