The Community for Technology Leaders
11th IEEE International On-Line Testing Symposium (2005)
Saint Raphael, French Riviera, France
July 6, 2005 to July 8, 2005
ISSN: 1530-1591
ISBN: 0-7695-2406-0
TABLE OF CONTENTS
Introduction

Welcome (PDF)

Michael Nicolaidis , iRoC Technologies, France
Lorena Anghel , TIMA, France
Cecilia Metra , University of Bologna, Italy
Kaushik Roy , Purdue University, USA
pp. x
Keynote

null (PDF)

pp. null
Session 1: Transient Fault Modeling and Analysis

null (PDF)

pp. null

Electrical Modeling for Laser Testing with Different Pulse Durations (Abstract)

D. Lewis , Universit? Bordeaux 1
P. Fouillat , Universit? Bordeaux 1
A. Douin , Universit? Bordeaux 1
V. Pouget , Universit? Bordeaux 1
P. Perdu , CNES
pp. 9-13

Analyzing the Effectiveness of Fault Hardening Procedures (Abstract)

P. Gawkowski , Warsaw University of Technology
J. Sosnowski , Warsaw University of Technology
B. Radko , Warsaw University of Technology
pp. 14-19
Session 2: Transient Faults' Hardening Techniques

null (PDF)

pp. null

On Transistor Level Gate Sizing for Increased Robustness to Transient Faults (Abstract)

D. Rossi , University of Bologna
J. M. Cazeaux , University of Bologna
A. Chatterjee , Georgia Institute of Technology
C. Metra , University of Bologna
M. Omaña , University of Bologna
pp. 23-28

On Implementing a Soft Error Hardening Technique by Using an Automatic Layout Generator: Case Study (Abstract)

Cristiano Lazzari , Institute National Polytechnique de Grenoble
Lorena Anghel , Institute National Polytechnique de Grenoble
Ricardo A. L. Reis , Universidade Federal do Rio Grande do Sul
pp. 29-34

Load and Logic Co-Optimization for Design of Soft-Error Resistant Nanometer CMOS Circuits (Abstract)

Abhijit Chatterjee , Georgia Institute of Technology
Cecilia Metra , University of Bologna
Yuvraj S. Dhillon , Georgia Institute of Technology
Abdulkadir U. Diril , Georgia Institute of Technology
pp. 35-40
Session 3: SEU Effects in FPGAs

null (PDF)

pp. null

Autonomous Transient Fault Emulation on FPGAs for Accelerating Fault Grading (Abstract)

Celia L?pez-Ongil , Carlos III University of Madrid
Luis Entrena-Arrontes , Carlos III University of Madrid
Marta Portela-Garc? , Carlos III University of Madrid
Mario Garc?a-Valderas , Carlos III University of Madrid
pp. 43-48

Heavy Ion Effects on Configuration Logic of Virtex FPGAs (Abstract)

F. Casini , Sanitas EG, s.r.l.
M. Alderighi , IASF, INAF
M. Mancini , IASF, INAF
S. D'Angelo , IASF, INAF
G. R. Sechi , IASF, INAF
S. Pastore , Sanitas EG, s.r.l.
A. Paccagnella , Universit? of Padova
pp. 49-53

Efficient Estimation of SEU Effects in SRAM-Based FPGAs (Abstract)

L. Sterpone , Politecnico di Torino
M. Violante , Politecnico di Torino
M. Sonza Reorda , Politecnico di Torino
pp. 54-59
Special Session 1: Robust Design Techniques for Soft Errors

null (PDF)

pp. null

Impact of Soft Error Challenge on SoC Design (Abstract)

V. A. Vardanian , Virage Logic Yerevan Branch
K. Amirkhanyan , Virage Logic Yerevan Branch
Y. Zorian , Virage Logic Corporation
K. Aleksanyan , Virage Logic Yerevan Branch
pp. 63-68

DFT Assisted Built-In Soft Error Resilience (PDF)

Subhasish Mitra , Intel Corporation
Ming Zhang , Intel Corporation
T. M. Mak , Intel Corporation
pp. 69
Special Session 2: Simulation and Mitigation of Single Event Effects

null (PDF)

pp. null

A Review of DASIE Code Family: Contribution to SEU/MBU Understanding (Abstract)

D. Lambert , CEA/DAM
R. Gaillard , NFODUC
J.-M. Palau , University of Montpellier
C. Weulersse , EADS, Corporate Research Center
M.-C. Palau , EADS, Space Transportation
J. Baggio , CEA/DAM
F. Saigne , University of Montpellier
F. Wrobel , University of Nice
N. Buard , EADS, Corporate Research Center
T. Carriere , EADS, Space Transportation
G. Hubert , EADS, Corporate Research Center
pp. 87-94
Special Session 3: Self Calibrating Design

null (PDF)

pp. null

Self Calibrating Circuit Design for Variation Tolerant VLSI Systems (Abstract)

Ram Krishnamurthy , Intel Corporation, Purdue University
Steven Hsu , Intel Corporation, Purdue University
Kaushik Roy , Intel Corporation, Purdue University
Chris H. Kim , University of Minnesota
Shekhar Borkar , Intel Corporation, Purdue University
pp. 100-105

On-Chip Self-Calibration of RF Circuits Using Specification-Driven Built-In Self Test (S-BIST) (Abstract)

Donghoon Han , Georgia Institute of Technology
Selim Sermet Akbay , Georgia Institute of Technology
S. Bhattacharya , Georgia Institute of Technology
William R. Eisenstadt , University of Florida
A. Chatterjee , Georgia Institute of Technology
pp. 106-111
Special Session 4: Secure Implementations

null (PDF)

pp. null

Side-Channel Issues for Designing Secure Hardware Implementations (Abstract)

Nele Mentens , Katholieke Universiteit Leuven
Lejla Batina , Katholieke Universiteit Leuven
Ingrid Verbauwhede , Katholieke Universiteit Leuven
pp. 118-121
Session 4: On-Line Testing for Secure and Asynchronous Chips

null (PDF)

pp. null

Hardening Techniques against Transient Faults for Asynchronous Circuits (Abstract)

M. Renaudin , TIMA laboratory
Y. Monnet , TIMA laboratory
R. Leveugle , TIMA laboratory
pp. 129-134

On-Line Testing of Globally Asynchronous Circuits (Abstract)

A. Bystrov , University of Newcastle upon Tyne
D. Koppad , University of Newcastle upon Tyne
A. Yakovlev , University of Newcastle upon Tyne
D. Shang , University of Newcastle upon Tyne
pp. 135-140

On-Line Error Detection and BIST for the AES Encryption Algorithm with Different S-Box Implementations (Abstract)

V. Ocheretnij , University of Potsdam
R. Karri , Polytechnic University
M. G?ssel , University of Potsdam
G. Kouznetsov , University of Potsdam
pp. 141-146
Session 5: Self Checking Strategies

null (PDF)

pp. null

Fast, Parallel Two-Rail Code Checker with Enhanced Testability (Abstract)

S. Matakias , University of Athens
Y. Tsiatouhas , University of Ioannina
A. Arapoyanni , University of Athens
Th. Haniotakis , Southern Illinois University
A. Efthymiou , University of Athens
pp. 149-156

Power-Balanced Self Checking Circuits for Cryptographic Chips (Abstract)

Julian Murphy , University of Newcastle upon Tyne
Alex Bystrov , University of Newcastle upon Tyne
Alex Yakovlev , University of Newcastle upon Tyne
pp. 157-162

On the Selection of Unidirectional Error Detecting Codes for Self-Checking Circuits' Area Overhead and Performance Optimization (Abstract)

O. Losco , University of Bologna
C. Metra , University of Bologna
A. Pagni , STMicroelectronics
M. Oma? , University of Bologna
pp. 163-168
Session 6: Process Variations, Leakage, and Power Supply Noise Detection and Tolerance

null (PDF)

pp. null

Process Variation Tolerant Online Current Monitor for Robust Systems (Abstract)

Kaushik Roy , Purdue University
Saibal Mukhopadhyay , Purdue University
Qikai Chen , Purdue University
Hamid Mahmoodi , Purdue University
pp. 171-176

A Non-Intrusive Built-In Sensor for Transient Current Testing of Digital VLSI Circuits (Abstract)

S. Bota , Université des les Illes Balears
J. Segura , Université des les Illes Balears
B. Alorda , Université des les Illes Balears
pp. 177-182

Coding Techniques for Low Switching Noise in Fault Tolerant Busses (Abstract)

Cecilia Metra , University of Bologna
Daniele Rossi , University of Bologna
André K. Nieuwland , Philips Research Laboratories
Atul Katoch , Philips Research Laboratories
pp. 183-189
Session 7: Posters

null (PDF)

pp. null

Modeling of Transients Caused by a Laser Attack on Smart Cards (PDF)

Abbas Dandache , University of Metz
Damien Leroy , iRoC Technologies SA
Fabrice Monteiro , University of Metz
Stanisław J. Piestrak , University of Metz
pp. 193-194

A Software Based Online Memory Test for Highly Available Systems (PDF)

Amandeep Singh , Sun Microsystems, Inc.
Debashish Bose , Sun Microsystems, Inc.
pp. 199-200

Design of a Self Checking Reed Solomon Encoder (PDF)

A. Salsano , University of Rome "Tor Vergata"
S. Pontarelli , University of Rome "Tor Vergata"
G. C. Cardarilli , University of Rome "Tor Vergata"
M. Re , University of Rome "Tor Vergata"
pp. 201-202

On the Proposition of an EMI-Based Fault Injection Approach (PDF)

D. Lupi , Instituto Nacional de Tecnologia Industrial
D. Prestes , Catholic University - PUCRS
F. Vargas , Catholic University - PUCRS
E. Gatti , Instituto Nacional de Tecnologia Industrial
D. L. Cavalcante , Catholic University - PUCRS
pp. 207-208
Panel

null (PDF)

pp. null

On-Line Testing for Secure Implementations: Design and Validation (PDF)

R. Leveugle , TIMA Laboratory
K. Rothbart , Technical University of Graz
L. Breveglieri , Politechnic di Milano
J. P. Seifert , Intel Inc.
Regis Leveugle , Tima Laboratory
A. Nieuwland , Philips
Yervant Zorian , Virage Logic
pp. 211
Session 8: Testing Issues

null (PDF)

pp. null

Accumulator-Based Weighted Pattern Generation (Abstract)

D. Gizopoulos , University of Piraeus
I. Voyiatzis , Technological Educational Institute of Athens
A. Paschalis , University of Athens
pp. 215-220

A Hamming Distance Based Test Pattern Generator with Improved Fault Coverage (Abstract)

Dimitri Kagaris , Southern Illinois University
Dhiraj K. Pradhan , University of Bristol
Rohit Gambhir , Southern Illinois University
pp. 221-226

Test Generation Methodology for High-Speed Floating Point Adders (Abstract)

M. Psarakis , University of Piraeus
G. Xenoulis , University of Piraeus
A. Paschalis , University of Athens
D. Gizopoulos , University of Piraeus
pp. 227-232
Session 9: SoC Testing and Fault Tolerance

null (PDF)

pp. null

Integrating BIST Techniques for On-Line SoC Testing (Abstract)

A. Manzone , Centro Ricerche Fiat
M. Rebaudengo , Politecnico di Torino
E. Sanchez , Politecnico di Torino
M. Sonza Reorda , Politecnico di Torino
P. Bernardi , Politecnico di Torino
M. Grosso , Politecnico di Torino
pp. 235-240

A Multi-Purpose Concept for SoC Self Test Including Diagnostic Features (Abstract)

R. Kothe , Brandenburg University of Technology Cottbus
C. Galke , Brandenburg University of Technology Cottbus
H. T. Vierhaus , Brandenburg University of Technology Cottbus
pp. 241-246
Session 10: Multiple Bit Upset Evaluation and Correction

null (PDF)

pp. null

Increasing Fault Tolerance to Multiple Upsets Using Digital Sigma-Delta Modulators (Abstract)

Erik Sch? , Universidade Federal do Rio Grande do Sul
Luigi Carro , Universidade Federal do Rio Grande do Sul
pp. 255-259

Radiation Induced Single-Word Multiple-Bit Upsets Correction in SRAM (Abstract)

Balkaran Gill , Case Western Reserve University
Michael Nicolaidis , IROC Technologies
Chris Papachristou , Case Western Reserve University
pp. 266-271
Session 11: Timing, Yield, and Reliability Issues

null (PDF)

pp. null

Dynamic Fault Test and Diagnosis in Digital Systems Using Multiple Clock Schemes and Multi-VDD Test (Abstract)

I. C. Teixeira , IST/INESC-ID Lisboa
M. Rodriguez-Irago , IST/INESC-ID Lisboa and University of Vigo
J. J. Rodriguez Andina , University of Vigo
J. P. Teixeira , IST/INESC-ID Lisboa
M. B. Santos , IST/INESC-ID Lisboa
F. Vargas , PUCRS
pp. 281-286

A Novel On-Chip Delay Measurement Hardware for Efficient Speed-Binning (Abstract)

K. Roy , Purdue University
A. Raychowdhury , Purdue University
S. Ghosh , Purdue University
pp. 287-292
Special Session 5: Mitigating Soft Errors to Prevent a Hard Threat to Dependable Computing

null (PDF)

pp. null

Overview of Soft Errors Issues in Aerospace Systems (Abstract)

Christian Bol?at , Astrium EADS
G?rard Colas , Thales Avionics
pp. 299-302

Evaluation of SET and SEU Effects at Multiple Abstraction Levels (Abstract)

L. Anghel , TIMA Laboratory
P. Vanhauwaert , TIMA Laboratory
R. Leveugle , TIMA Laboratory
pp. 309-312
Author Index

Author Index (PDF)

pp. 325-326
236 ms
(Ver 3.3 (11022016))