Engineering of Complex Computer Systems, IEEE International Conference on (2012)
Paris, France France
July 18, 2012 to July 20, 2012
Model checking provides a way to automatically verify hardware and software systems, whereas the goal of planning is to produce a sequence of actions that leads from the initial state to the desired goal state. Recently research indicates that there is a strong connection between model checking and planning problem solving. In this paper, we investigate the feasibility of using a newly developed model checking framework, Process Analysis Toolkit (PAT), to serve as a planning solution provider for upper layer applications. We first carried out a number of experiments on different planning tools in order to compare their performance and capabilities. Our experimental results showed that the performance of the PAT model checker is comparable to that of state-of-art planners for certain categories of problems. We further propose a set of translation rules for mapping from a commonly used planning notation - PDDL into the CSP# modeling language of PAT. Finally, we provide evaluations on the translated models against other approaches in the planning domain to demonstrate the effectiveness of using the PAT model checker for planning.
Planning, Computational modeling, Educational institutions, Measurement, Games, Optimization, Planning, Formal Verification, Model Checking
Y. Li, J. Sun, J. S. Dong, Y. Liu and J. Sun, "Translating PDDL into CSP# - The PAT Approach," 2012 17th International Conference on Engineering of Complex Computer Systems (ICECCS), Paris, 2012, pp. 240-249.