Proceedings of the
Seventh International Workshop on
Hardware/Software Codesign
(CODES’99)

May 3-5, 1999
Rome, Italy

Sponsored by:
ACM SIGDA
IEEE Computer Society
ACM SIGSOFT
IFIP WG 10.5

With support from:
cadence
synopsys
# Table of Contents


## Application-Specific Instruction-Set Processor (ASIP) Design Issues

- Development of an Optimizing Compiler for a Fujitsu Fixed-Point Signal Processor (R)  
  *S. Rajan, M. Fujita, A. Sudarsanam, S. Malik*
  - 2

- Instruction Set Selection for ASIP Design (R)  
  *M. Gschwind*
  - 7

- Resource Constraind Dataflow Retiming Heuristics for VLIW ASIPs (R)  
  *M. Jacome, G. de Veciana, C. Akturan*
  - 12

- An ASIP Design Methodology for Embedded Systems (S)  
  *K. Kucucakar*
  - 17

- Automatic Detection of Recurring Operation Patterns (S)  
  *M. Arnold, H. Corporaal*
  - 22

- A Flexible Code Generation Framework for the Design of Application Specific Programmable Processors (S)  
  *F. Charot, V. Messe*
  - 27

## Case Studies

- An MPEG-2 Decoder Case Study as a Driver for a System Level Design Methodology (R)  
  *P. van der Wolf, P. Lieverse, M. Goel, D.L. Hei, K. Vissers*
  - 33

- Timed Executable System Specification of an ADSL Modem using a C++ based Design Environment: A Case Study (R)  
  *D. Desmet, M. Esvelt, P. Avasare, D. Verkest, H. De Man*
  - 38

- Flexible Design of SPARC Cores: A Quantitative Study (S)  
  *T. Bautista, A. Nunez*
  - 43

- Hardware/Software Co-Design of an Avionics Communication Protocol Interface System: an Industrial Case Study (S)  
  *F. Cloute, J. Contensou, D. Esteve, P. Pampagnin, P. Pons, Y. Favard*
  - 48

## Codesign Methodologies

- Multilanguage Design of Heterogenous Systems (R)  
  *P. Coste, F. Hessel, P.L. Marrec, Z. Sugar, M. Romdhani, R. Suescun, N. Zergainoh, A.A. Jerraya*
  - 54

- The Case for a Configure-and-Execute Paradigm (R)  
  *F. Vahid, T. Givargis*
  - 59

- Designing Digital Video Systems: Modeling and Scheduling (S)  
  *H.J.H.N. Kenter, C. Passerone, W.J.M. Smits, Y. Watanabe, A. Sangiovanni-Vincentelli*
  - 64

- Fast Prototyping: a system design flow for fast design, prototyping and efficient IP reuse (S)  
  *F. Pogodalla, R. Hersemeule, P. Coulomb*
  - 69

- Optimized Rapid Prototyping for Real-Time Embedded Heterogeneous Multiprocessors (S)  
  *T. Grandpierre, C. Lavarenne, Y. Sorel*
  - 74

- Using Codesign Techniques to Support Analog Functionality (S)  
  *F.G. Wolff, M.J. Knieser, D.J. Weyer, C.A. Papachristou*
  - 79
Hardware/Software Cosimulation and Timing Analysis
A Compilation-based Software Estimation Scheme for Hardware/Software Co-simulation (R)
M. Lejolo, M. Lazarescu, A. Sangiovanni-Vincentelli
A Probabilistic Performance Metric for Real-Time System Design (R)
T. Zhou, X. Hu, E.H.-M. Sha
Iterative Cache Simulation of Embedded CPUs with Trace Stripping (R)
Z. Wu, W. Wolf
Optimizing Geographically Distributed Timed Cosimulation by Hierarchically Grouped Messages
S. Yoo, K. Choi
Peer-Based Multithreaded Executable Co-Specification (R)
Timing Coverification of Concurrent Embedded Real-Time Systems (S)
P.A. Hsiung
Worst-Case Analysis of Discrete Systems Based on Conditional Abstractions (S)
F. Balarin
Models for Codesign
A Unified Formal Model of ISA and FSMD (R)
J. Zhu, D.D. Gajski
Synchronous Equivalence for Embedded Systems: A Tool for Design Exploration (R)
H. Hsieh, F. Balarin, A. Sangiovanni-Vincentelli
Co-Design Tool Construction Using APICES (S)
A. Bredenfeld
Graph Based Communication Analysis for Hardware/Software Codesign (S)
P.V. Knudsen, J. Madsen
System Synthesis Utilizing a Layered Functional Model (S)
I. Sander, A. Jantsch
Software and Communication Issues
Communication Refinement in Video Systems On Chip (R)
Compiling Esterel into Sequential Code (R)
S.A. Edwards
Power Estimation for Architectural Exploration of HW/SW Communication on System-Level Buses (R)
W. Fornaciari, D. Sciuto, C. Silvano
Software Controlled Power Management (R)
Y.H. Lu, T. Simunic, G. De Micheli
A Statechart Based HW/SW Codesign System (S)
I.D. Bates, E.G. Chester, D.J. Kinniment
3D Exploration of Software Schedules for DSP Algorithms (R)
J. Teich, E. Zitzler, S. Bhattacharyya
Scheduling Hardware/Software Systems Using Symbolic Techniques (R)
K. Strehl, L. Thiele, D. Ziegenbein, R. Ernst, J. Teich
Scheduling with Optimized Communication for Time-Triggered Embedded Systems (R)
P. Pop, P. Eles, Z. Peng
A Hardware-Software Cosynthesis Technique Based on Heterogeneous Multiprocessor
H. Oh, S. Ha
Embedded System Synthesis under Memory Constraints (S)
  J. Madsen, P. Bjoern-Joergensen
  188
Overhead Effects in Real-time Preemptive Schedules (S)
  D.L. Rhodes, W. Wolf
  193
System-Level Partitioning with Uncertainty (S)
  198
Timing-Driven HW/SW Codesign Based on Task Structuring and Process Timing Simulation (S)
  D. Ramanathan, A. Dasdan, R.K. Gupta
  203
Group Discussion Topic Summaries
Aspects of System Level Design
  J. Plantin, E. Stoy
  209
How Standards will Enable Hardware/Software Codesign
  M. Genoe
  211