The Community for Technology Leaders
High Performance Computing and Grid in Asia Pacific Region, International Conference on (2005)
Beijing, China
Nov. 30, 2005 to Dec. 3, 2005
ISBN: 0-7695-2486-9
pp: 265-272
F. Safaei , Institute for Studies in Theoretical Physics and Mathematics (IPM), Iran
M. Ould-Khaoua , Dept. of Computing Science, University of Glasgow, UK.
A. Khonsari , Dept. of Electrical and Computer Engineering University of Tehran, Iran.
M. Fathy , Dept. of Ccomputer Engineering, Iran Univ. of Science and Technology, Iran.
Multicomputer systems are more susceptible to failure than conventional uniprocessor machines. This is because as the system size scales up, the probability of a component failure also increases. It is therefore essential to use fault-tolerant routing that allows messages to reach their destinations even in the presence of faults. Pipelined Circuit Switching (PCS) that has been employed as an efficient switching method in the design of fault-tolerant routing algorithm for reliable interprocessor networks can route a message from source to destination, even in the presence of faulty components. The analytical model of PCS for common networks (e.g., hypercube) in the absence of faulty components has recently been reported in the literature. However, none of these analytical models attempt to capture the effects of faulty nodes or links in the performance of the networks. This paper proposes a new analytical model of PCS, in the presence of faulty nodes, in the hypercube networks augmented with virtual channels. The model makes latency predictions that are in good agreement with those obtained from simulation experiments.
F. Safaei, M. Ould-Khaoua, A. Khonsari, M. Fathy, "Performance Modelling and Analysis of Pipelined Circuit Switching in Hypercubes with Faults", High Performance Computing and Grid in Asia Pacific Region, International Conference on, vol. 00, no. , pp. 265-272, 2005, doi:10.1109/HPCASIA.2005.77
98 ms
(Ver 3.3 (11022016))