High Performance Computing and Grid in Asia Pacific Region, International Conference on (1997)
Apr. 28, 1997 to May 2, 1997
Hyo Jong Lee , Chonbuk National University
Byeong Yeol Song , Systems Engineering Research Institute
The fast routing chip, Inmos STC104 has been designed and now available in the market. Many research results about the switch have been presented and are currently under evaluation concerning the performance, design cost and scalability of the packet switch. There is a great demand for an efficient and reliable router in high performance parallel processing systems or data management networks. The performance and characteristics of each different network topology, such as multistage networks, meshes, tori, and N-cubes are vital information to make decision on an appropriate network. This paper reviews the technology utilized in a fast packet switch STC104 and studies reliable routing algorithms for various network configurations. The performance of each different configuration is also studied and compared.
STC104, interconnection network, routing algorithm
B. Y. Song and H. J. Lee, "Performance Analysis of STC104 Interconnection Networks," High Performance Computing and Grid in Asia Pacific Region, International Conference on(HPCASIA), Seoul, Korea, 1997, pp. 56.