The Community for Technology Leaders
2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA) (2000)
Toulouse, France
Jan. 8, 2000 to Jan. 12, 2000
ISBN: 0-7695-0550-3

List of Referees (PDF)

pp. xii
Keynote Address I
Session 1: System Architecture Tradeoffs

Impact of Chip-Level Integration on Performance of OLTP Workloads (Abstract)

Kourosh Gharachorloo , Compaq Computer Corporation
Luiz Andre Barroso , Compaq Computer Corporation
Ben Verghese , Compaq Computer Corporation
Andreas Nowatzyk , Compaq Computer Corporation
pp. 3

Toward A Cost-Effective DSM Organization that Exploits Processor-Memory Integration (Abstract)

Anthony-Trung Nguyen , University of Illinois at Urbana-Champaign
Liuxi Yang , Sun Microsystems
Josep Torrellas , University of Illinois at Urbana-Champaign
pp. 15

Impact of Heterogeneity on DSM Performance (Abstract)

Renato J.O. Figueiredo , Purdue University
Jose A.B. Fortes , Purdue University
pp. 26
Session 2a: Memory and Cache

Design of a Parallel Vector Access Unit for SDRAM Memory Systems (Abstract)

Sally A. McKee , University of Utah
Al Davis , University of Utah
Binu K. Mathew , University of Utah
John B. Carter , University of Utah
pp. 39

Modified LRU Policies for Improving Second-Level Cache Behavior (Abstract)

Wayne A. Wong , University of Washington
Jean-Loup Baer , University of Washington
pp. 49

eXtended Block Cache (Abstract)

Adi Yoaz , Intel Corporation
Ronny Ronen , Intel Corporation
Lihu Rappoport , Intel Corporation
Yoav Almog , Intel Corporation
Stephan Jourdan , Intel Corporation
Mattan Erez , Intel Corporation
pp. 61
Session 2b: Networks

Flit-Reservation Flow Control (Abstract)

William J. Dally , Stanford University
Li-Shiuan Peh , Stanford University
pp. 73

Performance Evaluation of Dynamic Reconfiguration in High-Speed Local Area Networks (Abstract)

Rafael Casado , Universidad de Castilla-La Mancha
Aurelio Bermúdez , Universidad de Castilla-La Mancha
Francisco J. Quiles , Universidad de Castilla-La Mancha
José Duato , Universidad Polit?cnica de Valencia
José L. Sánchez , Universidad de Castilla-La Mancha
pp. 85

Investigating QoS Support for Traffic Mixes with the MediaWorm Router (Abstract)

Aniruddha Vaidya , Pennsylvania State University
Ki Hwan Yum , Pennsylvania State University
Chita R. Das , Pennsylvania State University
Anand Sivasubramaniam , Pennsylvania State University
pp. 97
Session 3a: Multithreading and Microarchitecture

Quantifying the SMT Layout Overhead-Does SMT Pull Its Weight? (Abstract)

James Burns , TRW and University of Southern California
Jean-Luc Gaudiot , University of Southern California
pp. 109

Software-Controlled Multithreading Using Informing Memory Operations (Abstract)

Todd C. Mowry , Carnegie Mellon University
Sherwyn R. Ramkissoon , University of Toronto
pp. 121

Dynamic Cluster Assignment Mechanisms (Abstract)

Antonio Gonzalez , Universitat Politecnica de Catalunya
Ramon Canal , Universitat Politecnica de Catalunya
Joan Manuel Parcerisa , Universitat Politecnica de Catalunya
pp. 133
Session 3b: Shared Memory

High-Throughput Coherence Controllers (Abstract)

Douglas Joseph , IBM Research
Anthony-Trung Nguyen , University of Illinois and Urbana-Champaign
Ashwini Nanda , IBM Research
Maged Michael , IBM Research
pp. 145

Coherence Communication Prediction in Shared-Memory Multiprocessors (Abstract)

Cliff Young , Bell Laboratories, Lucent Technologies
Stefanos Kaxiras , Bell Laboratories, Lucent Technologies
pp. 156
Panel Session I
Keynote Address II
Session 4: Software Techniques

On the Performance of Hand vs. Automatically Optimized Numerical Codes (Abstract)

Agustin Fernandez , Universitat Politecnica de Catalunya
Marta Jimenez , Universitat Politecnica de Catalunya
Jose M. Llaberia , Universitat Politecnica de Catalunya
pp. 183

Cache-Efficient Matrix Transposition (Abstract)

Siddhartha Chatterjee , University of North Carolina at Chapel Hill
Sandeep Sen , Indian Institute of Technology
pp. 195

A Prefetching Technique for Irregular Accesses to Linked Data Structures (Abstract)

Fredrik Dahlgren , Ericsson Mobile Communications AB
Magnus Karlsson , Chalmers University of Technology
Per Stenström , Chalmers University of Technology
pp. 206

Reducing Code Size with Run-Time Decompression (Abstract)

Trevor Mudge , University of Michigan
Charles Lefurgy , University of Michigan
Eva Piccininni , University of Michigan
pp. 218
Session 5a: Prediction I

Decoupled Value Prediction on Trace Processors (Abstract)

Yuan Wang , University of Minnesota
Sang-Jeong Lee , Soonchunhyang University
Pen-Chung Yew , University of Minnesota
pp. 231

Branch Transition Rate: A New Metric for Improved Branch Classification Analysis (Abstract)

Matthew Farrens , University of California at Davis
Phil Sallee , University of California at Davis
Michael Haungs , University of California at Davis
pp. 241

Combining Static and Dynamic Branch Prediction to Reduce Destructive Aliasing (Abstract)

Joel Emer , Compaq Computer Corporation
Harish Patil , Compaq Computer Corporation
pp. 251
Session 5b: Parallel Systems

The Effect of Network Total Order, Broadcast, and Remote-Write Capability on Network-Based Shared Memory Computing (Abstract)

Sandhya Dwarkadas , University of Rochester
Leonidas Kontothanassis , Compaq Computer Corporation
Michael L. Scott , University of Rochester
Umit Rencuzogullari , University of Rochester
Robert Stets , Compaq Computer Corporation
pp. 265

PowerMANNA: A Parallel Architecture Based on the PowerPC MPC620 (Abstract)

S. Pletner , GMD - German National Research Center for Information Technology
A.C. Sodan , University of New Mexico
P.M. Behr , GMD - German National Research Center for Information Technology
pp. 277

A DSM Architecture for a Parallel Computer Cenju-4 (Abstract)

Masaaki Nakamura , NEC Corporation
Yasushi Kanoh , NEC Corporation
Takeo Hosomi , NEC Corporation
Tetsuya Hirose , NEC Corporation
pp. 287
Session 6a: Prediction II

Trace Cache Redundancy: Red & Blue Traces (Abstract)

Mateo Valero , Universitat Politecnica de Catalunya
Alex Ramirez , Universitat Politecnica de Catalunya
Josep L. Larriba-Pey , Universitat Politecnica de Catalunya
pp. 325
Session 6b: Parallel Systems Performance

Evaluation of Active Disks for Decision Support Databases (Abstract)

Joel Saltz , University of Maryland at College Park
Anurag Acharya , University of California at Santa Barbara
Mustafa Uysal , University of Maryland at College Park
pp. 337

Investigating the Performance of Two Programming Models for Clusters of SMP PCs (Abstract)

Daniel Etiemble , Universite Paris-Sud
Franck Cappello , Universite Paris-Sud
Olivier Richard , Universite Paris-Sud
pp. 349

Performance Analysis and Visualization of Parallel Systems Using SimOS and Rivet: A Case Study (Abstract)

Chris Stolte , Stanford University
Robert Bosch , Stanford University
Mendel Rosenblum , Stanford University
Gordon Stoll , Stanford University
Pat Hanrahan , Stanford University
pp. 360
Special Session
Keynote Address III
Session 7: Novel Architecture Issues

Register Organization for Media Processing (Abstract)

John D. Owens , Stanford University
William J. Dally , Stanford University
Scott Rixner , Stanford University and Massachusetts Institute of Technology
Peter Mattson , Stanford University
Brucek Khailany , Stanford University
Ujval J. Kapasi , Stanford University
pp. 375

Architectural Issues in Java Runtime Systems (Abstract)

R. Radhakrishnan , University of Texas at Austin
A. Sivasubramaniam , Pennsylvania State University
N. Vijaykrishnan , Pennsylvania State University
L.K. John , University of Texas at Austin
pp. 387

The Best Distribution for a Parallel OpenGL 3D Engine with Texture Caches (Abstract)

Nathalie Drach-Temam , Universite Paris-Sud
Jean-Luc Bechennec , Universite Paris-Sud
Alexis Vartanian , Universite Paris-Sud
pp. 399

Cache Memory Design for Network Processors (Abstract)

Tzi-Cker Chiueh , State University of New York at Stony Brook
Prashant Pradhan , State University of New York at Stony Brook
pp. 409
Workshop Overviews

Author Index (PDF)

pp. 419
89 ms
(Ver 3.3 (11022016))