Table of Contents

15th Annual IEEE Symposium on High-Performance Interconnects

General Chairs' Message ................................................................. viii
Program Chairs' Message ............................................................... ix
Steering Committee .......................................................................... x
Organizing Committee ................................................................. xi
Technical Program Committee ......................................................... xi

Keynotes

Keynote Speaker I
CMOS Photonics - Bringing Moore's Law to Optical Interconnect ................................................................. 3
  Alex Dickinson, Co-Founder, President & CEO, Luxtera

Keynote Speaker II
On-Die Interconnect and Other Challenges for Chip-Level Multi-Processing ................................................................. 4
  Tryggve Fossum, Intel Fellow, Digital Enterprise Group Director, Microarchitecture Development, INTEL Corporation

Tutorials

Tutorial I
Hands-on with the NetFPGA to build a Gigabit-rate Router ......................................................................................... 7
  Nick McKeown, John W. Lockwood, Jad Naous, Glen Gibb, and Adam Covington, Stanford University

Tutorial II
Introduction to Programming High Performance Applications on the CELL Broadband Engine ................................. 11
  Dr. Jakub Kurzak and Dr. Alfredo Buttari Innovative Computing Laboratory,
  University of Tennessee at Knoxville

Tutorial III
Design of Interconnection Networks ................................................................................................................................. 12
  Dennis Abts, Cray and John Kim, Stanford University
Session 1: On-Chip Networking

Design of a Dynamic Priority-Based Fast Path Architecture for On-Chip Interconnects
Dongkook Park, Reetuparna Das, Chrysostomos Nicopoulos, Jongman Kim, N. Vijaykrishnan, Ravishankar Iyer, and Chita R. Das

Layout-Accurate Design and Implementation of a High-Throughput Interconnection Network for Single-Chip Parallel Processing
Aydin O. Balkan, Michael N. Horak, Gang Qu, and Uzi Vishkin

Photonic NoC for DMA Communications in Chip Multiprocessors
Assaf Shacham, Benjamin G. Lee, Aleksandr Biberman, Keren Bergman, and Luca P. Carloni

Session 2: Switch Architecture

Backlog Aware Low Complexity Schedulers for Input Queued Packet Switches
Aditya Dua, Nicholas Bambos, Wladek Olesinski, Hans Eberle, and Nils Gura

Power Aware Management of Packet Switches
Lykomidis Mastroleon, Daniel O’Neill, Benjamin Yolken, and Nicholas Bambos

Implementation of Dynamic Bandwidth Re-allocation in Optical Interconnects using Microring Resonators
Chander Kochar, Avinash Kodi, and Ahmed Louri

Session 3: Support for Network Security

A Real-Time Worm Outbreak Detection System Using Shared Counters
Miad Faezipour, Mehrdad Nourani, and Rina Panigrahy

Prototyping Fast, Simple, Secure Switches for Ethane
Jianying Luo, Justin Pettit, Martin Casado, John Lockwood, and Nick McKeown
Session 4: Routing

A Memory-Balanced Linear Pipeline Architecture for Trie-based IP Lookup

Weirong Jiang and Viktor K. Prasanna

Building a RCP (Rate Control Protocol) Test Network

Nandita Dukkipati, Glen Gibb, Nick McKeown, and Jiang Zhu

ElephantTrap: A Low Cost Device for Identifying Large Flows

Yi Lu, Mei Wang, Balaji Prabhakar, and Flavio Bonomi

Session 5: Performance Evaluation

An Analysis of 10-Gigabit Ethernet Protocol Stacks in Multicore Environments

Ganesh Narayanaswamy, Pavan Balaji, and Wu-chun Feng

Assessing the Ability of Computation/Communication Overlap and Communication Progress in Modern Interconnects

Mohammad J. Rashiti and Ahmad Afsahi

Performance Analysis and Evaluation of Mellanox ConnectX InfiniBand Architecture with Multi-Core Platforms

Sayantan Sur, Matthew J. Koop, Lei Chai, and Dhabaleswar K. Panda

Session 6: OS/Network Interface Technology

Memory Management Strategies for Data Serving with RDMA

Dennis Dalessandro and Pete Wyckoff

Reducing the Impact of the Memory Wall for I/O Using Cache Injection

Edgar A. León, Kurt B. Ferreira, and Arthur B. Maccabe

Author Index