Proceedings of the Second Great Lakes Symposium on VLSI (1992)
Kalamazoo, MI, USA
Feb. 28, 1992 to Feb. 29, 1992
R. Hashemian , Dept. of Electr. Eng., Northern Illinois Univ., De Kalb, IL, USA
An alternative algorithm is presented for multiplication/addition of variable bit-size operands. The algorithm is shown to be fast, and the computational time is variable and dependent on the accuracy requested. The growing nature of the product term, during the course of operation, gives the method some unique computational properties. The algorithm is implemented for the design of 32*32-bit multiplier.<
digital arithmetic, multiplying circuits
R. Hashemian, "An alternative algorithm for high speed multiplication and addition using growing technique," Proceedings of the Second Great Lakes Symposium on VLSI(GLSV), Kalamazoo, MI, USA, , pp. 124-129.