2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines

FCCM 2010

Table of Contents

Message from the General Chairs.............................................................................................................ix
Message from the Program Chairs ............................................................................................................x
Organization................................................................................................................................................xi
Steering Committee ...................................................................................................................................xii
Program Committee ..................................................................................................................................xiii
Additional Reviewers.................................................................................................................................xv

Session 1: Computer Vision and Graphics Processing

Fast and Efficient FPGA-Based Feature Detection Employing the SURF Algorithm .................................................................3
Dimitris Bouris, Antonis Nikitakis, and Ioannis Papaefstathiou

Accelerating Viola-Jones Face Detection to FPGA-Level Using GPUs ..........................................................11
Daniel Hefenbrock, Jason Oberg, Nhat Tan Nguyen Thanh, Ryan Kastner, and Scott B. Baden

Accelerating the Nonuniform Fast Fourier Transform Using FPGAs ...........................................................19
Srinidhi Kestur, Sungho Park, Kevin M. Irick, and Vijaykrishnan Narayanan

Session 1: Short Papers

Increased Performace of FPGA-Based Color Classification System ...........................................................................29
Junguk Cho, Bridget Benson, Sunsern Cheamanukul, and Ryan Kastner

Pipelined Hardware Architecture for High-Speed Optical Flow Estimation Using FPGA ..................................................33
Seunghun Jin, Dongkyun Kim, Dung Duc Nguyen, and Jae Wook Jeon
Session 2: Run-Time Systems

Distributed Hardware-Based Microkernels: Making Heterogeneous OS Functionality a System Primitive .................................................................39
  Jason Agron and David Andrews

Improving the Robustness of a Softcore Processor against SEUs by Using TMR and Partial Reconfiguration .........................................................47
  Yoshihiro Ichinomiya, Shiro Tanoue, Motoki Amagasaki, Masahiro Iida,
  Morihiro Kuga, and Toshinori Sueyoshi

Energy-Aware Optimisation for Run-Time Reconfiguration ........................................55
  Tobias Becker, Wayne Luk, and Peter Y. K. Cheung

Session 2: Short Papers

A Communication Aware Online Task Scheduling Algorithm for FPGA-Based Partially Reconfigurable Systems ..................................................65
  Yi Lu, Thomas Marconi, Koen Bertels, and Georgi Gaydadjiev

Fine-Grained Partial Runtime Reconfiguration on Virtex-5 FPGAs ..............................69
  Dirk Koch, Christian Beckhoff, and Jim Torrison

Combining Duplication, Partial Reconfiguration and Software for On-line Error Diagnosis and Recovery in SRAM-Based FPGAs ...............................73
  Anargyros Ilias, Kyprianos Papadimitriou, and Apostolos Dollas

Session 3: Supercomputing

Hardware Acceleration of Approximate Tandem Repeat Detection ..........................79
  Tomáš Martínek and Matej Lexa

Rapid RNA Folding: Analysis and Acceleration of the Zuker Recurrence .....................87
  Arpith C. Jacob, Jeremy D. Buhler, and Roger D. Chamberlain

Reaping the Processing Potential of FPGA on Double-Precision Floating-Point Operations: An Eigenvalue Solver Case Study ..............................95
  Miaoqing Huang and Ozlem Kilic

Session 3: Short Papers

Performing Floating-Point Accumulation on a Modern FPGA in Single and Double Precision .................................................................105
  Tarek Ould Bachir and Jean-Pierre David

Blocking LU Decomposition for FPGAs ...............................................................109
  Guiming Wu, Yong Dou, and Gregory D. Peterson

Acceleration of a DWT-Based Algorithm for Short Exposure Stellar Images Processing on a HPRC Platform ..................................................113
  Javier Garrigós, J. Javier Martínez, Isidro Villó, F. Javier Toledo,
  and J. Manuel Ferrández
Session 4: Open-Source Tools and Platforms

A TDMA Ethernet Switch for Dynamic Real-Time Communication ................................................................. 119
  Gonzalo Carvajal and Sebastian Fischmeister
Designing Modular Hardware Accelerators in C with ROCCC 2.0 ................................................................. 127
  Jason Villarreal, Adrian Park, Walid Najjar, and Robert Halstead
SIRC: An Extensible Reconfigurable Computing Communication API .......................................................... 135
  Ken Eguro

Session 5: Application Development and CAD Tools

ShapeUp: A High-Level Design Approach to Simplify Module Interconnection on FPGAs ......................................................... 141
  Christopher Neely, Gordon Brebner, and Weijia Shang
Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research .................................................. 149
  Peter Jamieson, Kenneth B. Kent, Farnaz Gharibian, and Lesley Shannon
Automated Precision Analysis: A Polynomial Algebraic Approach ........................................................................ 157
  David Boland and George A. Constantinides

Session 5: Short Papers

FPGA Circuit Synthesis of Accelerator Data-Parallel Programs .............................................................................. 167
  Barry Bond, Kerry Hammil, Lubomir Litchev, and Satnam Singh
Impulse C vs. VHDL for Accelerating Tomographic Reconstruction .................................................................... 171
  Jimmy Xu, Nikhil Subramanian, Adam Alessio, and Scott Hauck
Integrating High-Level Synthesis into MPI ............................................................................................................. 175
  Andrew W. H. House, Manuel Saldaña, and Paul Chow
Interprocedural Placement-Aware Configuration Prefetching for FPGA-Based Systems ........................................ 179
  Joon Edward Sim, Weng-Fai Wong, Gregor Walla, Tobias Dziemann, and Jürgen Teich

Session 6: Machine Learning, String Matching, and Networking

BURAQ: A Dynamically Reconfigurable System for Stateful Measurement of Network Traffic ........................................... 185
  Faisal Khan, Nicholas Hosein, Scott Vernon, and Soheil Ghiasi
A Memory-Efficient and Modular Approach for String Matching on FPGAs ...................................................... 193
  Hoang Le and Viktor K. Prasanna
A Large-Scale Architecture for Restricted Boltzmann Machines ........................................................................... 201
  Sang Kyun Kim, Peter Leonard McMahon, and Kunle Olukotun
Session 6: Short Papers

A Heterogeneous FPGA Architecture for Support Vector Machine Training ........................................211
Markos Papadonikolakis and Christos-Savvas Bouganis

A High-Speed and Memory Efficient Pipeline Architecture for Packet Classification ..................................................215
Yeim-Kuan Chang, Yi-Shang Lin, and Cheng-Chien Su

Session 7: Systems and Architectures

FARM: A Prototyping Environment for Tightly-Coupled, Heterogeneous Architectures ...........................................221
Tayo Oguntebi, Sungpack Hong, Jared Casper, Nathan Bronson, Christos Kozyrakis, and Kunle Olukotun

Highly Versatile DSP Blocks for Improved FPGA Arithmetic Performance .................................................229
Hadi Parandeh-Afshar and Paolo Ienne

Using the Power Side Channel of FPGAs for Communication ...............................................................237
Daniel Ziener, Florian Baueregger, and Jürgen Teich

Session 7: Short Papers

Design of a Reconfigurable Hybrid Database System .................................................................................247
Bernd Scheuermann

A Comparative Study on the Architecture Templates for Dynamic Nested Loops .............................................251
Jason Cong and Yi Zou

A Scripting Engine for Combining Design Transformations ............................................................................255
Timothy Todman, Qiang Liu, Wayne Luk, and George Constantinides

A Design Methodology for Application Partitioning and Architecture Development of Reconfigurable Multiprocessor Systems-on-Chip .........................................................259
Diana Göhringer, Michael Hübner, Michael Benz, and Jürgen Becker

Session 8: Encryption

Enumeration of Bent Boolean Functions by Reconfigurable Computer ..................................................265
J. L. Shafer, S. W. Schneider, J. T. Butler, and P. Stănică

DPA Resistant AES on FPGA Using Partial DDL ......................................................................................273
Jens-Peter Kaps and Rajesh Velegalati

Poster Abstracts

Poster Abstracts ..............................................................................................................................283

Author Index .......................................................................................................................................291