The Community for Technology Leaders
2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (2010)
Charlotte, North Carolina, USA
May 2, 2010 to May 4, 2010
ISBN: 978-0-7695-4056-6
pp: 69-72
ABSTRACT
The architecture of Xilinx FPGAs, has changed remarkable with respect to their ability to implement runtime reconfigurable systems throughout the last generations. This paper will discuss these changes and reveal an on-FPGA communication architecture that is especially tailored to Xilinx Virtex-5 FPGAs. With this architecture, modules can be integrated in a two-dimensional grid with more than a hundred of individual tiles while allowing a throughput of several GB/s to reconfigurable modules.
INDEX TERMS
Partial Runtime reconfiguration, Virtex-5, on-FPGA communication
CITATION

C. Beckhoff, D. Koch and J. Torrison, "Fine-Grained Partial Runtime Reconfiguration on Virtex-5 FPGAs," 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines(FCCM), Charlotte, North Carolina, USA, 2010, pp. 69-72.
doi:10.1109/FCCM.2010.19
88 ms
(Ver 3.3 (11022016))