The Community for Technology Leaders
2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (2010)
Charlotte, North Carolina, USA
May 2, 2010 to May 4, 2010
ISBN: 978-0-7695-4056-6
pp: 33-36
ABSTRACT
Optical flow is a motion field estimation method that has a wide range of applications. In this paper, we present a fully pipelined hardware architecture for high-speed optical flow estimation based on a full-search block matching algorithm. A census transform is applied to the corresponding pixels in the current and previous frame. The similarity between two census vectors within the search area is then computed by measuring the hamming distance. Macro blocks are generated based on the measured hamming distance values and the best match is determined by locating the block that has the smallest sum. The synthesis tool reported that the proposed system is capable of processing 400 standard VGA frames per second.
INDEX TERMS
optical flow, hardware architecture, VHDL, FPGA
CITATION

S. Jin, D. D. Nguyen, J. W. Jeon and D. Kim, "Pipelined Hardware Architecture for High-Speed Optical Flow Estimation Using FPGA," 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines(FCCM), Charlotte, North Carolina, USA, 2010, pp. 33-36.
doi:10.1109/FCCM.2010.14
91 ms
(Ver 3.3 (11022016))