The Community for Technology Leaders
EUROMICRO Conference (1998)
Västerås, Sweden
Aug. 25, 1998 to Aug. 27, 1998
ISSN: 1089-6503
ISBN: 0-8186-8646-4
pp: 10091
George Economakos , National Technical University of Athens
George Papakonstantinou , National Technical University of Athens
ABSTRACT
Recently, the AGENDA formal framework to perform high-level synthesis using attribute grammars has been presented, its main advantages being modularity and declarative notation in the development of EDA environments. To integrate this frameworkwithmodern optimization and technology mapping tools, compliance with the corresponding design entry method is needed. This paper gives a brief overview of AGENDA, focuses on different VHDL coding styles that have been adopted to describe the results of high-level synthesis and attempts comparisons between them. As it has been experimentally tested, the efficiency of the final design can be doubled by incorporation of more suitable coding styles. Such results can be proven very valuable in making VHDL an effective tool for tomorrow?s designers.
INDEX TERMS
null
CITATION

G. Economakos and G. Papakonstantinou, "Exploiting the Use of VHDL Specifications in the AGENDA High-Level Synthesis Environment," EUROMICRO Conference(EUROMICRO), Västerås, Sweden, 1998, pp. 10091.
doi:10.1109/EURMIC.1998.711782
79 ms
(Ver 3.3 (11022016))