The Community for Technology Leaders
2013 18th IEEE European Test Symposium (ETS) (2011)
Trondheim, Norway
May 23, 2011 to May 27, 2011
ISSN: 1530-1877
ISBN: 978-0-7695-4433-5
pp: 203
We propose a new test generation method for F-scan delay fault testing that uses standard full scan delay fault automatic test pattern generation (ATPG). This method shows that it is possible to generate test patterns fast for F-scannable register-transfer level (RTL) circuits by using currently well-developed and high-performance commercial ATPG tools for gate-level scan circuits.
automatic test pattern generation, high-level testing, scan-based test

H. Fujiwara, M. E. Obien and S. Ohtake, "F-Scan Test Generation Model for Delay Fault Testing at RTL Using Standard Full Scan ATPG," 2011 16th IEEE European Test Symposium (ETS), Trondheim, 2011, pp. 203.
93 ms
(Ver 3.3 (11022016))