The Community for Technology Leaders
2013 18th IEEE European Test Symposium (ETS) (2011)
Trondheim, Norway
May 23, 2011 to May 27, 2011
ISSN: 1530-1877
ISBN: 978-0-7695-4433-5
pp: 129-134
ABSTRACT
Verification is a major bottleneck in today's circuit and system design. This includes the tasks of error detection, error localization, and error correction in an implemented design as well as the analysis and avoidance of transient faults. For all those tasks, knowing for how long values of signals influence the system is important. In this paper, we propose a minimal and maximal latency measure for sequential circuits. This measure explains how long a circuit's state and outputs depend on input stimuli. Exact and heuristic algorithms are proposed to determine the measure. Experiments show that the measure provides insight into the behavior of circuit designs.
INDEX TERMS
Latency, Debugging, Soft Error Analysis, Sequential Circuits, f
CITATION
André Sülflow, Görschwin Fey, Alexander Finder, "Latency Analysis for Sequential Circuits", 2013 18th IEEE European Test Symposium (ETS), vol. 00, no. , pp. 129-134, 2011, doi:10.1109/ETS.2011.34
90 ms
(Ver 3.3 (11022016))