The Community for Technology Leaders
2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia (2010)
Scottsdale, AZ USA
Oct. 28, 2010 to Oct. 29, 2010
ISBN: 978-1-4244-9084-4
TABLE OF CONTENTS

Operating system runtime management of partially dynamically reconfigurable embedded systems (PDF)

M. D. Santambrogio , CSAIL - Massachusetts Institute of Technology, USA
V. Rana , DEI - Politecnico di Milano, Italy
I. Beretta , DEI - Politecnico di Milano, Italy
D. Sciuto , DEI - Politecnico di Milano, Italy
pp. 1-10

A new method for minimizing buffer sizes for Cyclo-Static Dataflow graphs (PDF)

Mohamed Benazouz , LIP6, Université Pierre et Marie Curie, Paris (France)
Olivier Marchetti , LIP6, Université Pierre et Marie Curie, Paris (France)
Alix Munier-Kordon , LIP6, Université Pierre et Marie Curie, Paris (France)
Thierry Michel , Central R&D - STMicroelectronics, Crolles (France)
pp. 11-20

Translating affine nested-loop programs with dynamic loop bounds into Polyhedral Process Networks (PDF)

Dmitry Nadezhkin , Leiden Institute of Advanced Computer Science, Leiden University, The Netherlands
Hristo Nikolov , Leiden Institute of Advanced Computer Science, Leiden University, The Netherlands
Todor Stefanov , Leiden Institute of Advanced Computer Science, Leiden University, The Netherlands
pp. 21-30

Value-based scheduling of distributed fault-tolerant real-time systems with soft and hard timing constraints (PDF)

Viacheslav Izosimov , Embedded Intelligent Solutions (EIS) By Semcon AB, Box 407, SE-581 04 Linköping, Sweden
Petru Eles , Dept. of Computer and Information Science, Linköping University, SE-581 83, Sweden
Zebo Peng , Dept. of Computer and Information Science, Linköping University, SE-581 83, Sweden
pp. 31-40

NASA: A generic infrastructure for system-level MP-SoC design space exploration (PDF)

Zai Jian Jia , Research Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Spain
Andy D. Pimentel , Computer Systems Architecture Group, Informatics Institute, University of Amsterdam, The Netherlands
Mark Thompson , Computer Systems Architecture Group, Informatics Institute, University of Amsterdam, The Netherlands
Tomas Bautista , Research Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Spain
Antonio Nunez , Research Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Spain
pp. 41-50

Conservative application-level performance analysis through simulation of MPSoCs (PDF)

Andrew Nelson , Technische Universiteit Delft, The Netherlands
Andreas Hansson , Universiteit Twente, The Netherlands
Henk Corporaal , Technische Universiteit Eindhoven, The Netherlands
Kees Goossens , Technische Universiteit Eindhoven, The Netherlands
pp. 51-60

Task-level timed-functional simulation for multi-core embedded systems (PDF)

EunJin Jeong , Department of EECS, Seoul National University, Republic of Korea
Hae-woo Park , Department of EECS, Seoul National University, Republic of Korea
Soonhoi Ha , Department of EECS, Seoul National University, Republic of Korea
Hyunok Oh , Department of Information Systems, Hanyang University, Seoul, Republic of Korea
pp. 61-70

A scalable performance prediction heuristic for implementation planning on heterogeneous systems (PDF)

John R. Wernsing , Department of Electrical & Computer Engineering, University of Florida, Gainesville, 32611, USA
Greg Stitt , Department of Electrical & Computer Engineering, University of Florida, Gainesville, 32611, USA
pp. 71-80

Reducing disk power consumption in portable media players (PDF)

Minseok Song , School of Computer Science and Information Engineering, Inha University, Incheon, Korea
Wanhyung Ryu , School of Computer Science and Information Engineering, Inha University, Incheon, Korea
Jeong Seop Sim , School of Computer Science and Information Engineering, Inha University, Incheon, Korea
pp. 81-89

Process variation aware transcoding for low power H.264 decoding (PDF)

Kiarash Amiri , Department of Electrical Engineering and Computer Science, University of California, Irvine, USA
Amin Khajeh , Department of Electrical Engineering and Computer Science, University of California, Irvine, USA
Ahmed M. Eltawil , Department of Electrical Engineering and Computer Science, University of California, Irvine, USA
Fadi J. Kurdahi , Department of Electrical Engineering and Computer Science, University of California, Irvine, USA
pp. 90-96

Combining process splitting and merging transformations for Polyhedral Process Networks (PDF)

Sjoerd Meijer , LIACS, Leiden University, The Netherlands
Hristo Nikolov , LIACS, Leiden University, The Netherlands
Todor Stefanov , LIACS, Leiden University, The Netherlands
pp. 97-106

A reprogrammable computing platform for JPEG 2000 and H.264 SHD video coding (PDF)

Giuseppe Baruffa , Department of Electronic and Information Engineering, University of Perugia, Italy
Federico Fiorucci , Department of Electronic and Information Engineering, University of Perugia, Italy
Fabrizio Frescura , Department of Electronic and Information Engineering, University of Perugia, Italy
Paolo Micanti , Department of Electronic and Information Engineering, University of Perugia, Italy
Ludovico Verducci , Department of Electronic and Information Engineering, University of Perugia, Italy
Barbara Villarini , Department of Electronic and Information Engineering, University of Perugia, Italy
pp. 107-113

Two-stage configurable decoder model for multiple forward error correction standards (PDF)

Ittetsu Taniguchi , Faculty of Science and Engineering, Ritsumeikan University, 1-1-1 Noji-higashi, Kusatsu, 525-8577 Shiga, Japan
Ayataka Kobayashi , Graduate School of Information Science and Technology, Osaka University, 1-5 Yamadaoka, Suita, 565-0871, Japan
Keishi Sakanushi , Graduate School of Information Science and Technology, Osaka University, 1-5 Yamadaoka, Suita, 565-0871, Japan
Yoshinori Takeuchi , Graduate School of Information Science and Technology, Osaka University, 1-5 Yamadaoka, Suita, 565-0871, Japan
Masaharu Imai , Graduate School of Information Science and Technology, Osaka University, 1-5 Yamadaoka, Suita, 565-0871, Japan
pp. 114-120

Improving transient memory fault resilience of an H.264 decoder (PDF)

Andreas Heinig , Computer Science 12, TU Dortmund, D-44221, Germany
Michael Engel , Computer Science 12, TU Dortmund, D-44221, Germany
Florian Schmoll , Computer Science 12, TU Dortmund, D-44221, Germany
Peter Marwedel , Computer Science 12, TU Dortmund, D-44221, Germany
pp. 121-130
90 ms
(Ver 3.3 (11022016))