Table of Contents

Message from the General Chairs
Message from the Program Chair
Conference Committees
Keynotes

SCS-1: System and Circuit Synthesis (1)
Optimization of Area and Delay at Gate-Level in Multiple Constant Multiplications
Levent Aksoy, Eduardo Costa, Paulo Flores, and José Monteiro

Visualization of Multi-objective Design Space Exploration for Embedded Systems
Toktam Taghavi and Andy D. Pimentel

Design of Trace-Based Split Array Caches for Embedded Applications
Alice M. Tokarnia and Marina Tachibana

Software Programmable Data Allocation in Multi-bank Memory of SIMD Processors
Jian Wang, Joar Sohl, Olof Kraigher, and Dake Liu

S&N(oc)-1: Systems and Networks on Chip (1)
An Efficient Technique for In-order Packet Delivery with Adaptive Routing
Algorithms on Networks on Chip
Maurizio Palesi, Rickard Holsmark, Xiaohang Wang, Shashi Kumar, Mei Yang,
Yingtao Jiang, and Vincenzo Catania

Power Distribution in NoCs Through a Fuzzy Based Selection Strategy for Adaptive Routing
Nastaran Salehi, Ahmad Khademzadeh, and Arash Dana
NoC Switch with Credit Based Guaranteed Service Support Qualified for GALS Systems .................................................................53
  Tim Kranich and Mladen Berekovic
A Low Cost Single-Cycle Router Based on Virtual Output Queuing for On-chip Networks ..............................................................60
  Son Truong Nguyen and Shigeru Oyanagi

RC-1: Reconfigurable Computing (1)

Reconfigurable Grid Alu Processor: Optimization and Design Space Exploration ............................................................................71
  Basher Shehan, Ralf Jahr, Sascha Uhrig, and Theo Ungerer
Creation of Partial FPGA Configurations at Run-Time ..................................................................................................................80
  Miguel Lino Silva and João Canas Ferreira
A Modular Peripheral to Support Self-Reconfiguration in SoCs ........................................................................................................88
  Andrés Otero, Ángel Morales-Cas, Jorge Portilla, Eduardo de la Torre, and Teresa Riesgo
High Level Validation of an Optimization Algorithm for the Implementation of Adaptive Wavelet Transforms in FPGAs .................96
  Rubén Salvador, Félix Moreno, Teresa Riesgo, and Lukáš Sekanina

SLEO: System-Level Energy Optimization of HW/SW Embedded Systems

Composable Dynamic Voltage and Frequency Scaling and Power Management for Dataflow Applications ........................................107
  Kees Goossens, Dongrui She, Aleksandar Milutinovic, and Anca Molnos
A Markov Model for Low-Power High-Fidelity Design-Space Exploration ...............................................................................115
  Jing Cao and Albert Nymeyer
A Test Bench for Distortion-Energy Optimization of a DSP-Based H.264/SVC Decoder ................................................................123
  F. Pescador, E. Juarez, D. Samper, C. Sanz, and M. Raulet

SCS-2: System and Circuit Synthesis (2)

On Reducing Error Rate of Data Protected Using Systematic Unordered Codes in Asymmetric Channels ........................................133
  Stanislaw J. Piestrak
QoR Analysis of Automated Clock-Mesh Implementation under OCV Consideration .........................................................................141
  Dennis Bode, Mladen Berekovic, Axel Borkowski, and Ludger Büker
A C-to-RTL Flow as an Energy Efficient Alternative to Embedded Processors in Digital Systems ...........................................147
  Sameer D. Sahasrabuddhe, Sreenivas Subramanian, Kunal P. Ghosh, Kavi Arya, and Madhav P. Desai
Area and Speed Oriented Implementations of Asynchronous Logic Operating under Strong Constraints ..........................................................................................................................155
Igor Lemberski and Petr Fišer

S&N(oc)-2: Systems and Networks on Chip (2)

A Latency-Efficient Router Architecture for CMP Systems .........................................................165
Antoni Roca, José Flich, Fedrico Silla, and José Duato

Trading Hardware Overhead for Communication Performance in Mesh-Type Topologies ..................................................................................................................173
Claas Cornelius, Philipp Gorski, Stephan Kubisch, and Dirk Timmermann

Designing Efficient Source Routing for Mesh Topology Network on Chip Platforms ...........................................................................................................181
Saad Mubeen and Shashi Kumar

MSDA-1: Multicore Systems: Design and Applications (1)

Evaluating OpenMP Support Costs on MPSoCs ...........................................................................191
Andrea Marongiu, Paolo Burgio, and Luca Benini

Re-NUCA: Boosting CMP Performance Through Block Replication ........................................199
Pierfrancesco Foglia, Cosimo Antonio Prete, Marco Solinas, and Giovanna Monni

Filtering Directory Lookups in CMPs ......................................................................................207
Ana Bosque, Víctor Viñals, Pablo Ibáñez, and José M. Llaberia

FTDSD-1: Fault Tolerance in Digital System Design (1)

Low Latency Recovery from Transient Faults for Pipelined Processor Architectures .........................219
Marcus Jeitler and Jakob Lechner

RobuCheck: A Robustness Checker for Digital Circuits ...................................................................226
Stefan Frehse, Görschwin Fey, André Süelflow, and Rolf Drechsler

Dynamic Control Flow Checking Technique for Reliable Microprocessors ..................................232
Makoto Sugihara

Poster Session P-1

Arithmetic Units for RNS Moduli \(2n-3\) and \(2n+3\) Operations ...................................................243
Pedro Miguel Matutino, Ricardo Chaves, and Leonel Sousa

Real-Time Testing of True Random Number Generators Through Dynamic Reconfiguration .................................................................247
Dan Hotoleanu, Octavian Cret, Alin Suciu, Tamas Gyorfi, and Lucia Vacariu

Instantiating GENESYS Application Architecture Modeling via UML 2.0 Constructs and MARTE Profile ......................................................................................251
Subayal Khan, Kari Tiensyrjä, and Jari Nurmi

An Improved Automotive Multiple Target Tracking System Design ........................................255
Tobias Lange, Naim Harb, Haisheng Liu, Smail Niar, and Rabie Ben Atitallah
On Scaling Speedup with Coarse-Grain Coprocessor Accelerators on Reconfigurable Platforms .................................................................355

George Kornaros and Antonios Motakis

FTDSD-2: Fault Tolerance in Digital System Design (2)

Fault Tolerant Structure for SRAM-Based FPGA via Partial Dynamic Reconfiguration .................................................................365

Martin Straka, Jan Kastil, and Zdenek Kotasek

System Level Hardening by Computing with Matrices .................................................................373

Ronaldo Rodrigues Ferreira, Álvaro Freitas Moreira, and Luigi Carro

Faults Coverage Improvement Based on Fault Simulation and Partial Duplication .................................................................380

Jaroslav Borecký, Martin Kohlík, Hana Kubátová, and Pavel Kubalík

Poster Session P-2

A Class of Recursive Networks on a Chip for Enhancing Intercluster Parallelism .................................................................389

Masaru Takesue

A Programming Model and a NoC-Based Architecture for Streaming Applications .................................................................393

Yun Jie Wu, Dominique Houzet, and Sylvain Huet

Scalable Architecture for Wavelength-Switched Optical NoC with Multicasting Capability .................................................................398

Somayyeh Koohi, Alireza Shafaei, and Shaahin Hessabi

Performance Analysis of 90nm Look Up Table (LUT) for Low Power Application .................................................................404

Deepak Kumar, Pankaj Kumar, and Manisha Pattanaik

Area-Efficient Multi-moduli Squarers for RNS .................................................................408

D. Bakalis and H.T. Vergos

A Load-Forwarding Mechanism for the Vector Architecture in Multimedia Applications .................................................................412

Ye Gao, Ryusuke Egawa, Hiroyuki Takizawa, and Hiroaki Kobayashi

Low Power FPGA Implementations of 256-bit Luffa Hash Function .................................................................416

Paris Kitsos, Nicolas Sklavos, and Athanassios N. Skodras

On the Numbers of Variables to Represent Multi-valued Incompletely Specified Functions .................................................................420

Tsutomu Sasao
## SCS-3: System and Circuit Synthesis (3)

- **Unified Digit Serial Systolic Montgomery Multiplication Architecture for Special Classes of Polynomials over GF(2m)**  
  *Somsubhra Talapatra, Hafizur Rahaman, and Samir K. Saha*  
  Page 427

- **An Improved Hardware Implementation of the Grain Stream Cipher**  
  *Shohreh Sharif Mansouri and Elena Dubrova*  
  Page 433

- **Description-Level Optimisation of Synthesisable Asynchronous Circuits**  
  *Luis A. Tarazona, Doug A. Edwards, Andrew Bardsley, and Luis A. Plana*  
  Page 441

- **A Parallel for Loop Memory Template for a High Level Synthesis Compiler**  
  *Craig Moore, Wim Meeus, Harald Devos, and Dirk Stroobandt*  
  Page 449

## S&N(oc)-3: Systems and Networks on Chip (3)

- **In-channel Flow Control Scheme for Network-on-Chip**  
  *Vrishali Vijay Nimbalkar and Kuruvilla Varghese*  
  Page 459

- **An Efficient Method to Reliable Data Transmission in Network-on-Chips**  
  *Ahmad Patooghy, Hamed Tabkhi, and Seyed Ghassem Miremadi*  
  Page 467

- **Network-on-Multi-Chip (NoMC) for Multi-FPGA Multimedia Systems**  
  *Marta Stepniewska, Adam Luczak, and Jakub Siast*  
  Page 475

- **Persistence Management Model for Dynamically Reconfigurable Hardware**  
  *Julio Dondo, Fernando Rincón, Jesús Barba, Francisco Moya, Francisco Sanchez, and Juan Carlos López*  
  Page 482

## WSN: Wireless Sensor Networks

- **System Level Synthesis for Ultra Low-Power Wireless Sensor Nodes**  
  *Muhammad Adeel Pasha, Steven Derrien, and Olivier Sentieys*  
  Page 493

- **A Traffic Differentiation Add-On to the IEEE 802.15.4 Protocol: Implementation and Experimental Validation over a Real-Time Operating system**  
  *Ricardo Severino, Manish Batsa, Mário Alves, and Anis Koubâa*  
  Page 501

- **Evaluating a Transmission Power Self-Optimization Technique for WSN in EMI Environments**  
  Page 509

## DTDS-1: Dependability and Testing of Digital Systems (1)

- **Path-Delay Fault Testing in Embedded Content Addressable Memories**  
  *P. Manikandan, Bjørn B. Larsen, and Einar J. Aas*  
  Page 519

- **Application Dependent FPGA Testing Method**  
  *Martin Rozkovec, Jíří Jenícek, and Ondřej Novák*  
  Page 525

- **On-chip Scan-Based Test Strategy for a Dependable Many-Core Processor Using a NoC as a Test Access Mechanism**  
  *Xiao Zhang, Hans G. Kerkhoff, and Bart Vermeulen*  
  Page 531
SCS-4: System and Circuit Synthesis (4)

Behavioural Modelling of DLLs for Fast Simulation and Optimisation of Jitter and Power Consumption
Enrique Barajas, Diego Mateo, and José Luis González
541

A Predictable Multiprocessor Design Flow for Streaming Applications with Dynamic Behaviour
Sander Stuijk, Marc Geilen, and Twan Basten
548

A Design Process for Hardware/Software System Co-design and its Application to Designing a Reconfigurable FPGA
Félix Moreno, Ignacio López, and Ricardo Sanz
556

Optimising Self-Timed FPGA Circuits
Phillip David Ferguson, Aristides Efthymiou, Tughrul Arslan, and Danny Hume
563

S&N(oc)-4: Systems and Networks on Chip (4)

A New High-Level Methodology for Programming FPGA-Based Smart Camera
Nicolas Roudel, François Berry, Jocelyn Sérot, and Laurent Eck
573

Power Consumption Modeling for DVFS Exploitation
Andrea Castagnetti, Cécile Belleudy, Sébastien Bilavarn, and Michel Auguin
579

Automated Power Characterization for Run-Time Power Emulation of SoC Designs
Christian Bachmann, Andreas Genser, Christian Steger, Reinhold Weiss, and Josef Haid
587

Customizable Composition and Parameterization of Hardware Design Transformations
Tim Todman, Qiang Liu, Wayne Luk, and George Constantinides
595

ET: Emerging Technologies

Architectural Vulnerability Factor Estimation with Backwards Analysis
Robert Hartl, Andreas J. Rohatschek, Walter Stechele, and Andreas Herkersdorf
605

Design of Testable Universal Logic Gate Targeting Minimum Wire-Crossings in QCA Logic Circuit
Bibhash Sen, Anik Sengupta, Mamata Dalui, and Biplab K. Sikdar
613

Evaluation of RTD-CMOS Logic Gates
Juan Núñez, Maria J. Avedillo, and José M. Quintana
621

On CMOS Memory Design in Low Supply Voltage for Integrated Biosensor Applications
Allen Chen, Ryan Hoppal, and Tom Chen
628
DTDS-2: Dependability and Testing of Digital Systems (2)

A Formal Condition to Stop an Incremental Automatic Functional Diagnosis ..........................................................637

Luca Amati, Cristiana Bolchini, Fabio Salice, and Federico Franzoso

The Use of Genetic Algorithm to Derive Correlation Between Test Vector and Scan Register Sequences and Reduce Power Consumption ..........................................................644

Zdenek Kotásek, Jaroslav Škarvada, and Josef Strnad

Multiple Bit Error Detection and Correction in Memory ..................................................................................................652

J.F. Tarillo, N. Mavrogiannakis, C.A. Lisboa, C. Argyrides, and L. Carro

Structurally Synthesized Multiple Input BDDs for Speeding Up Logic-Level Simulation of Digital Circuits ..........................................................658

Dmitri Mironov, Raimund Ubar, Sergei Devadze, Jaan Raik, and Artur Jutman

SCS-5: System and Circuit Synthesis (5)

Design Methodology for a High Performance Robust DVB-S2 Decoder Implementation ..........................................................667

Florent Berthelot, François Charot, Charles Wagner, and Christophe Wolinski

Cyclic Redundancy Checking (CRC) Accelerator for the FlexCore Processor ..........................................................675

Muhammad Waqar Azhar, Tung Thanh Hoang, and Per Larsson-Edefors

A Memetic Approach for Nanoscale Hybrid Circuit Cell Mapping .................................................................................681

Zhufei Chu, Yinshui Xia, William N.N. Hung, Lunyao Wang, and Xiaooyu Song

Static Average Case Power Estimation Technique for Block Ciphers .................................................................................689

Tingcong Ye, Dilip Vasudevan, Jiaoyan Chen, Emanuel Popovici, and Michel Schellekens

SVMT-2: System, Hardware and Embedded-Software Specification, Modeling, Verification and Test (2)

An Approximate Maximum Common Subgraph Algorithm for Large Digital Circuits ..........................................................699

Jochem H. Rutgers, Pascal T. Wolkotte, Philip K.F. Hölzenspies, Jan Kuper, and Gerard J.M. Smit

Modeling Reconfigurable Systems-on-Chips with UML MARTE Profile: An Exploratory Analysis ..................................................706

Sana Cherif, Imran Rafiq Quadri, Samy Meftali, and Jean-Luc Dekeyser

CλaSH: Structural Descriptions of Synchronous Hardware Using Haskell .................................................................................714

Christiaan Baaij, Matthijs Kooijman, Jan Kuper, Arjan Boeijink, and Marco Gerards

Storage-Aware Value Prediction ...........................................................................................................................................722

Mohammad Salehi and Amirali Baniasadi
APP: Applications of (Embedded) Digital Systems

Computation Reduction Techniques for Vector Median Filtering and their Hardware Implementation ..........................................................731
  Ozgur Tasdizen and Ilker Hamzaoglu
A Novel VLSI Architecture of Fixed-Complexity Sphere Decoder ..........................................................737
  Bin Wu and Guido Masera
A Packet Classifier Using a Parallel Branching Program Machine ..............................................................................745
  Hiroki Nakahara, Tsutomu Sasao, and Munehiro Matsuura
A Computation and Power Reduction Technique for H.264 Intra Prediction ..................................................753
  Yusuf Adibelli, Mustafa Parlak, and Ilker Hamzaoglu

RC-2: Reconfigurable Computing (2)

Hardware-Based Speed Up of Face Recognition Towards Real-Time Performance ..........................................................763
  I. Sajid, Sotirios G. Ziavras, and M.M. Ahmed
An FPGA-Based Accelerator for Analog VLSI Artificial Neural Network Emulation ..........................................................771
  Barend van Liempd, Daniel Herrera, and Miguel Figueroa
A Multicore Embedded Processor for Fingerprint Recognition ..............................................................................779
  G. Danese, M. Giachero, F. Leporati, and N. Nazzicari
H.264 Color Components Video Decoding Parallelization on Multi-core Processors ..........................................................785
  Elias Baaklini, Hassan Sbeity, Smail Niar, and Nouhad Amaneddine

Poster Session P-3

New Digital Control Technique for Improving Transient Response in DC–DC Converters ..........................................................793
  Majd Ghazi Batarseh, Ehab Shobaki, Xiang Fang, Haibing Hu, and Issa Batarseh
A Fast Analytical Approach to Multi-cycle Soft Error Rate Estimation of Sequential Circuits ..........................................................797
  Mahdi Fazeli, Seyed Ghassem Miremadi, Hossein Asadi, and Mehdi Baradaran Tahoori
A Multicore SDR Architecture for Reconfigurable WiMAX Downlink ..............................................................................801
  Pedro Suárez-Casal, Ángel Carro-Lagoa, José A. García-Naya, and Luis Castedo
Test Patterns Compression Technique Based on a Dedicated SAT-Based ATPG ..............................................................................805
  Jirí Balcárek, Petr Fišer, and Jan Schmidt
Gracefully Degrading Circuit Controllers Based on Polytronics ..............................................................................809
  Richard Ruzicka
LEON3 ViP: A Virtual Platform with Fault Injection Capabilities ..............................................................................813
  Antonio da Silva and Sebastián Sánchez
Reconfigurable Fault-Tolerant System Synchronization ................................................................. 817

Jan Balach and Ondrej Novák

36th EUROMICRO Conference on Software Engineering and Advanced Applications

Software Managed Instruction Scratchpad Memory Optimization in Stream Architecture Based on Hot Code Analysis of Kernels ................................................................. 823

He Yi, Ren Ju, Wen Mei, Yang Qianming, Wu Nan, and Zhang Chunyuan

Author Index ...................................................................................................................................... 831