On-chip Scan-Based Test Strategy for a Dependable Many-Core Processor Using a NoC as a Test Access Mechanism
2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools (2010)
Sept. 1, 2010 to Sept. 3, 2010
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DSD.2010.16
Periodic on-chip scan-based tests have to be applied to a many-core processor SoC to improve its dependability. An infrastructural IP module has been designed and incorporated into the SoC to function as an ATE. This paper introduces the reuse of a Network-on-Chip as a test access mechanism. Since the scan-based test is performed on-chip via the NoC at application run-time, it needs to share the NoC bandwidth with other applications. Instead of reserving sufficient NoC bandwidth for the test, the authors propose a novel way to carry out scan-based tests by dynamically pausing and resuming the test data flow to accommodate the fluctuating communication bandwidth available on the NoC. The test stimuli application and test response collection processes are decoupled to meet the global timing constraint. The many-core processor, IIP and the NoC have been implemented in synthesizable VHDL. Simulation results show the correct application of standard structural test patterns to the processing tiles and the test response collection at run-time using the proposed approach.
Scan-based test, dependability, many-core processor, reconfiguration, test wrapper, network-on-chip (NoC), test access mechanism (TAM)
B. Vermeulen, X. Zhang and H. G. Kerkhoff, "On-chip Scan-Based Test Strategy for a Dependable Many-Core Processor Using a NoC as a Test Access Mechanism," 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools(DSD), Lille, France, 2010, pp. 531-537.