The Community for Technology Leaders
Electronic Design, Test and Applications, IEEE International Workshop on (2006)
Kuala Lumpur, Malaysia
Jan. 17, 2006 to Jan. 19, 2006
ISBN: 0-7695-2500-8
pp: 414-417
M.B Srinivas , Technology, Hyderabad, India
Himanshu Thapliyal , International Institute of Information Technology, Hyderaba, India
Vivek Reddy Kotha , S.R. Engineering College, Warangal, India
Kunul Gottimukkula , S.R. Engineering College, Warangal, India
Anvesh Ramasahayam , S.R. Engineering College, Warangal, India
ABSTRACT
The efficiency of the Public Key encryption systems like RSA and ECC can be improved with the adoption of a faster multiplication scheme. In this paper, Modified Montgomery multiplications and circuit architectures are presented. The first modified Montgomery multiplier uses 4:2 compressor and carry save adders (CSA) to perform large word length additions. The total delay for a single modular multiplication using the proposed approach is 7XOR+1 AND gate compared to 8XOR+1AND gate of the recently proposed fastest algorithm. The second modified Montgomery multiplier uses a novel proposed hardware unit that outputs carry save representation of the 4-input operands in 3XOR delays. The total delay for a single modular multiplication using the novel hardware unit is 5XOR+1 AND gate compared to 6XOR+1AND gate of the recently proposed algorithm. The optimal transistor implementations of the proposed approaches have also been presented. The proposed transistor implementations are highly optimized in terms of area, speed and low power. The proposed Montgomery multiplication circuit will be of eminent importance when implemented for higher word length such as 1024 and 2048 as there will be saving in the propagation delays by 1024 and 2048 XOR gates respectively compared to the recently proposed fastest algorithm.
INDEX TERMS
null
CITATION
M.B Srinivas, Himanshu Thapliyal, Vivek Reddy Kotha, Kunul Gottimukkula, Anvesh Ramasahayam, "Modified Montgomery Modular Multiplication Using 4:2 Compressor and CSA Adder", Electronic Design, Test and Applications, IEEE International Workshop on, vol. 00, no. , pp. 414-417, 2006, doi:10.1109/DELTA.2006.70
79 ms
(Ver 3.3 (11022016))