Electronic Design, Test and Applications, IEEE International Workshop on (2002)
Christchurch, New Zealand
Jan. 29, 2002 to Jan. 31, 2002
Hideyuki Ichihara , Hiroshima City University
Tomoo Inoue , Hiroshima City University
Test compression/decompression scheme using statistical coding is proposed as a design-for-testability (DFT) in order to reduce test application cost. In this scheme, a given test set of a VLSI circuit is compressed by statistical coding beforehand, and then it is decompressed while the VLSI circuit is tested. Previously, we proposed a method for generating test sets suitable to the test compression scheme. The method generates a small compressed test set, although the number of test-patterns included in the test set is not always small. In this paper, we propose a method to generate highly compressible test sets while keeping the number of generated test sets small. Experimental results show that our method can generate small and compressible test sets in small computational time.
test compression, statistical code, test generation, test compaction, ATE
H. Ichihara and T. Inoue, "Generating Small Test Sets for Test Compression/Decompression Scheme Using Statistical Coding," Electronic Design, Test and Applications, IEEE International Workshop on(DELTA), Christchurch, New Zealand, 2002, pp. 396.