The Community for Technology Leaders
Electronic Design, Test and Applications, IEEE International Workshop on (2002)
Christchurch, New Zealand
Jan. 29, 2002 to Jan. 31, 2002
ISBN: 0-7695-1453-7
pp: 382
Christophe Paoli , University of Corsica
Marie-Laure Nivet , University of Corsica
Jean-François Santucci , University of Corsica
Antoine Campana , University of Corsica
The validation of HDL descriptions before their synthesis is one of the principal problems related to the top-down design process of complex circuits. This task can be accomplished according two approaches: formal verification or simulation based validation. Because formal verification, in spite of recent progress, is only feasible for small descriptions, simulation is still the best way to test hardware design. One of the main problem of such approach is to generate test vectors in order to verify design specifications. We think that high level HDL description represents a new source of information about the circuit which may be useful in test data generation field. The approach presented in this paper borrows techniques used successfully in software testing area for test vectors generation. This paper focus on a path-oriented test data generator.
VHDL, High level design validation, simulation-based validation, software testing techniques, constraint logic programming language

C. Paoli, A. Campana, J. Santucci and M. Nivet, "Path-Oriented Test Data Generation of Behavioral VHDL Description," Electronic Design, Test and Applications, IEEE International Workshop on(DELTA), Christchurch, New Zealand, 2002, pp. 382.
86 ms
(Ver 3.3 (11022016))