Architecture and Implementation of the Access Mechanism for a Bus-Structured Multiservice LAN

V. Pallios M.Eng., T. Antonakopoulos D.Eng., V. Makios Ph.D.

University of Patras, Laboratory of Electromagnetics, Patras, Greece.

ABSTRACT

The design and implementation of the high speed access mechanism for a fiber optic multiservice LAN is presented. The growing penetration of wideband services in conjunction with a considerable amount of real-time and interactive data traffic requires different handling of stream- and burst-type communications. This task is accomplished through the use of a distributed hybrid switching protocol which employs an asynchronous dynamic Time Division Multiplexing (TDM) technique. The network comprises a Write channel in which each network node transmits and a Read channel where the transmitted information is duplicated and thus received by the network nodes. In parallel to the Write channel a Sense channel is responsible to detect the right of access for the node. The protocol provides bounded delay for the packet-switched traffic and small buffering memory for the circuit-switched traffic, which together with the network bit rate and the node processing time and capacity set the network efficiency. The experimental results of the implemented access mechanism are presented with respect to the node processing time and the network speed.

I. INTRODUCTION

The effort in the area of the local distribution of data follows, in the last few years, the aspect of integration of many real-time and interactive data services in the same network. The reason for this is threefold [1]:

1) The recent developments in microelectronics and VLSI fabrication, digital signal processing technology, new software technology, optics and optical transmission, may satisfy the most different requirements for the office communications.

2) The "office automation" environment is characterised by a growing penetration of high bandwidth services, like moving video and high resolution graphics beside voice and interactive data.

3) Recent LAN architectures offer very elegant solutions to the local communication problem, basically because of the simplicity in topology and device interconnection and the flexibility in satisfying growth and variability in the environment [2].

The expected workload for such systems will require much higher bandwidth, therefore the use of fiber optics is evident. The optical fibers put, however, some restrictions on the feasible topology because of the reduced power launching efficiency and the unavailability of high impedance taps. The LAN considered in this work is using a unidirectional optical bus based on active tapping where each node is actually a repeater.

The required performance in terms of network efficiency and grade of service offered to each type of traffic in a multiservice LAN has necessitated extensive research activity into hybrid switching systems which enable simultaneous circuit and packet switching, thereby enabling a match of the switching concept to the characteristics of the application [3-6]. This is because it is well known that circuit switching is more efficient for long messages whereas packet switching is more cost effective for switching short bursty sources of information. The various research efforts based on the packet-switching concept as in [2,6,7,8,9] cannot guarantee the required performance for applications of the stream type other than the voice transmission.

Section II presents the hybrid protocol details and the system description for the access mechanism, in terms of the functions required by the hybrid protocol and its interface with the Medium Attachment Unit which handles the physical layer functions. The overall design and the functional modules of the access mechanism hardware are described in Section III. Finally the experimental behaviour of the system is presented in Section IV.

II. SYSTEM DESCRIPTION

The implemented access control mechanism performs the functions required by the hybrid protocol. The details of the hybrid protocol are presented and then the functional block diagram of the access mechanism in accordance with the protocol.

A. The hybrid protocol

The hybrid scheme of the access protocol for the system under consideration is shown in Fig.1; it is consisting of a hybrid link which is an asynchronous multiplex structure enabling dynamic sharing of the channel bandwidth between the two types of traffic [10,11]. The circuit-switched calls are provided with channels characterized by transparency low and almost constant delay, variable capacity without any limitation, very low switching overhead and frame synchronisation. A slot assigned to a circuit-switched communication has a duration proportional to the service bit-rate and it is kept fixed for the entire call duration. The slot position inside the frame varies according to the overall activity evolution thus the synchronism is relaxed allowing a better use of network bandwidth.
by suppressing the unutilized slots, squeezing the circuit region in real-time and making the spared capacity available for packet-switched traffic. Packet-switched calls are handled on a loss basis whereas circuit-switched calls are served on a delay basis. Finally signalling related to circuit-switched communications is packet-switched.

The activity on the digital channel is organised in contiguous periodic frames of a duration of 5 ms. Each frame is constituted by two regions: the circuit and the packet. The beginning of a frame is marked by a Start-of-Frame (SF) delimiter. The beginning of the packet region is recognized by the Region-Boundary (RB) delimiter. Every frame includes only one circuit round whereas may include a variable number of packet rounds, as a consequence an explicit Start-of-packet-Round (SR) delimiter is used. If a packet round cannot be completed during a single frame it must be resumed in the successive frames starting at the exact point where it was interrupted.

The network nodes are numbered in accordance with their physical position on the bus and each node knows the maximum number \( N \) of the nodes, and it access the bus in an ordered sequence, like in the Round Robin TDMA algorithm. In the circuit region, when a node has the access right, each circuit communication begins with the Start-of-Channel (SC) delimiter. If a channel has nothing to transmit it just sends the SC delimiter. Each node denotes the end of its access activity by the End-of-Activity (EA) delimiter. In the packet region the nodes follow the same procedure and each node in a packet round transmits a maximum of three packets. The length of the packet varies from a minimum of 256 bytes to a maximum of 4 Kbytes. In the beginning of each packet it is the SC delimiter and at the end of a node activity the EA delimiter. In both regions if a node has nothing to transmit does not perform any operation and the next higher in order node after a Time Out time (TL) gets the bus. The most upstream node is responsible to generate the frame delimiters but all the nodes are capable to do it providing a fully distributed management of the frame.

**B. The Access Control Mechanism**

The network nodes communicate with the physical interface mechanism the Medium Access Unit (MAU) through a Write channel and a Read channel. Each node transmits to the Write channel and receives from the Read channel; all the information of the Write channel is heard by all nodes through the Read channel. Moreover each node can follow the upstream activity on the Sense channel which is placed in parallel with the Write channel. The same configuration is implemented by the MAU.

The MAU carries out the typical transmission tasks like signal regeneration, timing extraction, bit alignment, coding-decoding and the electro-optic interface to allow the exchange of user and control information between the network nodes [12]. The CMI code is used because it leads to an easy and reliable implementation of the hybrid protocol delimiters through the use of code violations. The CMI code is coding the "1" by level 1 or 0 alternatively on the entire bit period and 0 on the next one; the "0" is coded by a 0 level on the first half of the bit period, and 1 on the second. The delimiters SF, EA, RB, SR are repeated three times for redundancy and their detection is based on a majority rule; the SC does not follow this redundancy because a transmission error does not affect the functionality of the protocol.

The interface of the MAU to the access mechanism is implemented in a parallel form. After the serial to parallel conversion the interface distinguishes data and delimeter bytes by means of proper signals. The interface includes:

1. To the Read channel of the access mechanism an 8-bit data-command bus, clock and control signals to distinguish between data and commands and an indication if a coding error has been detected for each transferred byte.
2. To the Sense channel a 4-bit command bus, the clock and the indication for a coding error for each transferred command.
3. From the Write channel an 8-bit data-command bus and strobe signals. The Write channel accepts an indication from the MAU for the required bit-stuffing periods.
Fig. 2 shows the functional blocks of the access control mechanism. The three blocks perform the following functions.

The Sense block is responsible during the entire operation of the hybrid protocol to recognize the frame delimiters in order to keep count of the activity of each network node. During the frame time the Sense Management Unit (SMU) taking indications from the Sense Delimiter Recognizer (SDR) determines the evolution of the hybrid protocol. In the case of normal evolution of the hybrid frame the SMU recognizes the right of access for the node and notifies the Write block to begin activity. The SMU has also the timers for the counting of the TL time for a node that has nothing to transmit. It also notifies the Write block if there are no data for the circuit or the packet region to transmit the required protocol delimiters as they are described in Section II. Finally the SMU is responsible for the allocation of the Write bus to the Stream data Interface Module (SIM) which is responsible for further processing of the Stream data, or to the Packet Transmission Handler (PTH). In the case of abnormal evolution of the hybrid frame the SMU notifies it to the node manager for further processing.

The Write block works in conjunction with the Sense block. When the SMU notifies the STH during the circuit region to pass transparently the Stream data from the stream data buffer to the Stream and Packet Bus Allocator (SPBA). During the packet region the SMU notifies the PTH which adds to the packet data the required SC and EA delimiters at the beginning of each packet and at the end of the packet region transmission respectively and on the same time the SPBA to allocate the bus to the PTH. The SPBA detects the bit-stuffing signal from the MAU and is responsible to relax the Write block activity for the bit-stuffing time.

The Read block is totally independent from the two other blocks. It recognizes the normal frame evolution through the Read Delimiter Recognizer (RDR) and then the Frame Delimiter Decapsulation and Bus Splitter (FDBBS) is responsible to distinguish the received data to stream and packet. Then after the frame delimiters decapsulation the stream data are delivered to the SIM and the packet data if they are intended for the current node are delivered to the Bursty data Interface Module (PIM) which is responsible for further processing of the Packet data after the SC delimiter decapsulation through the Address Recognizer and Packet Delimiter Decapsulation (ARBBD). Finally the Read block notifies the management of the node when it detects abnormal evolution of the frame delimiters.

III. SYSTEM IMPLEMENTATION

The MAU and the access control mechanism have been implemented on five boards. The electro-optic interface and the MAU are implemented using printed circuit techniques. The access mechanism involves three VME high density boards and it is implemented using wire-wrap techniques.

The electro-optic interface characteristics are:

1) Laser source with automatic control
2) PIN detector
3) Transimpedance input amplifier for the receiver with sensitivity better than -38 dbm at 10-9 BER with a dynamic range of 20 dB. The MAU implementation uses Emitter-Coupled-Logic (ECL) discrete components at a clock rate of 140 Mb/s.

The access control mechanism receives data at a speed of 17.5 Mbytes/s. The high speed of operation imposes the use of discrete LSI and MSI components of the fast TTL family.

Fig. 3 shows hardware modules of the Read block. The RDR module of Fig. 2 has a complicated task to perform because the SF, RB, SR, EA delimiters are structured as 3-bytes for redundancy purposes. Therefore the RDR module has to search on "windows" of four consecutive bytes to recognize a frame delimiter event (repeated three times) and then to follow a majority rule which requires a delimiter code to be detected at least twice inside the four byte pattern in order to have a specific frame delimiter recognized. There exist four possible structures for the "window"; denoting by S3 the code for a 3-byte delimiter, S1 the SC, E a data or command byte with a coding error, D a data byte, and X a generic data, signal or error word we obtain:

1) Detection of three contiguous $S_3$ bytes...
2) Detection of two contiguous $S_3$ bytes
3) Detection of two non contiguous $S_3$ bytes
4) Detection of one $S_3$ byte

The Frame Delimiter Indicator (FDI) of Fig.2 using either the first three or the last three bytes of the "window" notifies the existence of a $S_3$ delimiter. The various possible decisions are summarized in Table 1. Following the Frame Delimiter Detector (FDD) through the use of a 3-byte "window" (majority rule) detects the frame specific delimiter. Then the Bus Splitter discriminates the stream and the packet data. The packet data are processed, for the current node address matching and the $S_3$ delimiter decapsulation through another 9-byte "window" because of the packet structure which is the following:

i) The first byte is the $S_3$ delimiter
ii) The second and the third bytes indicate the packet length
iii) The fourth to the ninth bytes are the node address.

Then the packet is delivered to the BLM while the stream data are already delivered to the SIM.

Fig.4 shows the hardware modules of the Sense block. This block has the same structure as the Read block up to the point where the specific delimiter is recognized with the exception of a 4-byte bus used because it accepts only command bytes from the MAU. The procedure of the delimiter detection is similar to the one described for the Read block and it is carried out through the Sense Delimiter Recognizer (SDR) and the FDI and FDD modules of the Sense block. The Alarm Generator (AG) in conjunction with the FDD is generating the alarm signals in the case of abnormal hybrid frame delimiters evolution, which are directed to the node manager. It also provides to the node management the node statistics in conjunction with the Read block FDD module. The Time-Out Timer (TLT) is counting the evolution of a network node which has nothing to transmit and in conjunction with the Physical Address Recognizer (PAR) are responsible for the generation of the stream and packet region start of activity signals (SSA,M,SPA,M respectively) for the current node that are directed to the local Write block. Finally the FDD denotes to the Write block the end of the

### TABLE 1: Decoding Rules for the Frame Delimiters

<table>
<thead>
<tr>
<th>Possible &quot;window&quot; structures</th>
<th>4-byte &quot;window&quot;</th>
<th>3-byte decision &quot;window&quot;</th>
<th>Decision</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>A</strong></td>
<td>$S_3$ $S_3$ $S_3$ $X$</td>
<td>$S_3$ $S_3$ $S_3$</td>
<td>$S_3$</td>
</tr>
<tr>
<td><strong>B</strong></td>
<td>$S_3$ $X$ $S_3$ $X$</td>
<td>$S_3$ $S_3$</td>
<td>$S_3$</td>
</tr>
<tr>
<td><strong>C</strong></td>
<td>$E$ $S_3$ $S_3$ $D'$</td>
<td>$E$ $S_3$ $S_3$</td>
<td>$S_3$</td>
</tr>
<tr>
<td><strong>C1</strong></td>
<td>$S_3$ $S_3$ $S_3$ $D'$</td>
<td>$S_3$ $S_3$ $S_3$</td>
<td>$S_3$</td>
</tr>
<tr>
<td><strong>C2</strong></td>
<td>$S_3$ $S_3$ $S_3$ $S_3$</td>
<td>$S_3$ $S_3$ $S_3$</td>
<td>$S_3$</td>
</tr>
<tr>
<td><strong>C3</strong></td>
<td>$S_3$ $S_3$ $S_3$ $S_3$</td>
<td>$S_3$ $S_3$ $S_3$</td>
<td>$S_3$</td>
</tr>
<tr>
<td><strong>C4</strong></td>
<td>$E$ $S_3$ $S_3$ $D'$</td>
<td>$E$ $S_3$ $S_3$</td>
<td>$S_3$</td>
</tr>
<tr>
<td><strong>C5</strong></td>
<td>$S_3$ $S_3$ $S_3$ $D'$</td>
<td>$S_3$ $S_3$ $S_3$</td>
<td>$S_3$</td>
</tr>
<tr>
<td><strong>C6</strong></td>
<td>$S_3$ $S_3$ $S_3$ $S_3$</td>
<td>$S_3$ $S_3$ $S_3$</td>
<td>$S_3$</td>
</tr>
<tr>
<td><strong>C7</strong></td>
<td>$E$ $S_3$ $S_3$ $D'$</td>
<td>$E$ $S_3$ $S_3$</td>
<td>$S_3$</td>
</tr>
<tr>
<td><strong>C8</strong></td>
<td>$S_3$ $S_3$ $S_3$ $S_3$</td>
<td>$S_3$ $S_3$ $S_3$</td>
<td>$S_3$</td>
</tr>
<tr>
<td><strong>C9</strong></td>
<td>$S_3$ $S_3$ $S_3$ $S_3$</td>
<td>$S_3$ $S_3$ $S_3$</td>
<td>$S_3$</td>
</tr>
<tr>
<td><strong>D</strong></td>
<td>$X$ $X$ $S_3$ $X$</td>
<td>$-$ $-$</td>
<td>Alarm</td>
</tr>
</tbody>
</table>

A: Three $S_3$ contiguous signals detected  
B: Two not contiguous $S_3$ signals detected  
C: Two contiguous $S_3$ signals detected  
D: One $S_3$ signal detected
packet region (SFR signal) in order to stop transmission of packet data.

In Fig.5 the hardware modules of the Write block are shown. When the Sense block detects the right of access for the current network node in the circuit region the Bus Allocator (BA) directs the data bus to the SIM which transparently passes stream data that already include the required protocol delimiters (SC,EA). In the meantime the Data-Command Strobe Multiplexer (DCMx) in conjunction with the Local and Tx Clocks Generator (L TxCG) notifies the MAU for a transmit session and delivers the required strobe signals for the data and command bytes. When the Sense block detects the right of access in the packet region the Delimeter Generator (DG) delivers the SC delimeter at the data bus which now is allocated to the Packet Data Bus (PDB) through the BA. Then the Packet Length Tx Counter (PLTxC) counts the length of the packet and after the end of the current packet transmission it performs one of the following:

1) If the Round Evolution Counter (REC) indicates that there is another packet to be transmitted and the packet region still evolves, notifies the DG to deliver another SC byte, then repeats the same procedure.

2) If the REC indicates that the current packet was the last to be transmitted, it triggers the DG to deliver an EA byte (repeated three times) to the Packet Bus Multiplexer (PBMx). The PBMx is responsible to multiplex the command and data bytes for the PDB according to the protocol rules. The LTxCG receives the bit-stuffing indication signal from the MAU and controls the DCMx and PBMx modules for the required relaxation time through an internal timer for the bit stuffing period. During the transmission of packet data the reception by the REC of the Start-of-Frame delimiter Recognized (SFR) signal from the Sense block stops the transmission and a signal is generated that stops the PLTxC in order the transmission to be resumed at the next frame.

The interface of the access control mechanism to the upper layers is realized through two interface boards, under implementation, which include two separate FIFO buffers, one for receiving and one for sending.
transmitting, and the FCS generation-checking mechanism. The transfers from/to the interface boards are controlled by the access control mechanism and they are asynchronous.

The experimental performance of the system is summarized as follows:
1) The response time of the Sense and Read blocks for the recognition of the event S3 frame delimiter is 30 ns.
2) The response time of the Sense and Read blocks for the recognition of a specific delimiter is 44 ns for a byte clock with a duty cycle of 66% which is also the time required from the access mechanism to recognize the right of access to the medium.
3) The Read block requires for the first packet byte from the interface with the MAU to the interface with the packet buffers 1 ps and for the first stream byte 0.5 us.
4) The time required for the Write block after notification of the right of access for the first packet byte to appear at the MAU interface is 38 ns and for the first stream byte is 10 ns.

CONCLUSION
The design and implementation of a high speed access control mechanism for a multiservice LAN with a transmission medium speed of 140 Mb/s is presented. The implementation uses discrete components of the fast TTL family because the operational speed of the system is at 17.5 Mbytes/s. The observed experimental results show that the required time for a delimiter event recognition of the hybrid frame is 30 ns which is very well bounded into the byte duration of 56 ns with the duty cycle of 66% and the medium data rate of 140 Mbs. The control mechanism also provides a continuous monitoring of the down-stream activity of the network providing alarm signals for the abnormal situations to the network management.

The system is totally independent of the structure of the packet and stream data as far as the processing of the communication protocols is concerned and implements in this way the Medium Access Control (MAC) layer functions in absolute conformance with the ISO model for OSI.

Finally it has to be mentioned that this hardware implementation is of low cost and the architecture of the system is well suited to an advance technology implementation, therefore VLSI custom or semi-custom (e.g. gate array) integrated circuits have to be considered for subsequent prototypes.

ACKNOWLEDGEMENTS
The authors would like to express their thanks to L. Hadellis for his contribution on the MAU design and to Dr. S. Koubias for the discussions on the system design. This work was partially supported and financed by the EEC under the ESPRIT project LION 169 as a subcontract with the TITN France and it is also supported by the Ministry of Industry and Technology of Greece.

REFERENCES
Performance Analysis of Multiple Bus Interconnection Networks with Hierarchical Requesting Model

Jang-Ping Sheu
Department of Electrical Engineering
National Central University

Abstract
In this paper, we study the performance of multiple bus networks with full bus-memory connection, single bus-memory connection, and partial bus-memory connection. Besides, we also propose one type of multiple bus networks, called partial bus networks with K classes. Under a nonuniform requesting model, hierarchical requesting model, the performance of the above multiple bus networks is analyzed. The cost and fault-tolerance capability of each multiple bus network is evaluated and compared with one another. It can be shown that the proposed networks are useful in applications requiring high performance and degree of fault-tolerance with moderate cost.

I. Introduction
With the advent of VLSI technologies, a great deal of attention has been paid to the design of multiprocessor systems to achieve high levels of computation power. However, the performance of a multiprocessor system depends significantly on the efficiency of its interconnection network. Several interconnection networks have been proposed for the multiprocessor systems, such as the crossbar, single bus, multilbus interconnection networks and others [1].

The multiple bus networks with the following features become an attractive solution for connecting processors and memory modules in a multiprocessor system [4,8]. First, they provide a moderate throughput and cost comparing to that of the single bus networks and the crossbars. Second, they allow easy incremental expansion as the number of processors, memory modules, and buses grow. Finally, the multiple bus networks possess fault-tolerance capability. In case a bus fails, the multiprocessor system can still function with other nonfaulty ones.

In this paper, we propose an architecture of N x M x B multiple bus networks, called partial bus networks with K classes. In this architecture, each processor is connected to all buses, however, each memory module is connected only to a subset of buses. It is more flexible and less costly than that of multiple bus network with full connection of each processor and memory module to all buses. Under a nonuniform memory reference model, called hierarchical requesting model [3], the performance of the proposed N x M x B networks and other earlier proposed ones is analyzed and compared with one another. The cost and fault-tolerance of these networks are also evaluated.

II. The Multiple Bus Networks and Their Cost
In this section, we first define various types of multiple bus networks, then evaluate their cost and fault-tolerance capabilities.

A. Multiple bus networks
Performance analyses of the multiple bus networks have appeared recently in several papers [4,6,7,10,11,12]. All the above authors focus their attention on the multiple bus network with full connection of each processor and memory module to all the buses. Such a multiple bus network is too costly for large multiprocessor systems. Lang et al. [8] proposed a less costly type of multiple bus networks, called partial bus networks. In an N x M x B partial bus architecture, the shared memory modules and buses are divided into g groups. All the processors are connected to all the buses, whereas each group of M/g memory modules is connected to a set of B/g buses. Figure 2.1 shows a partial bus network with g = 2.

Here, we propose another architecture of N x M x B multiple bus networks, called partial bus networks with K classes. In this type of network, there are K classes of memory modules, where K ≤ B. The memory modules in class C_i are connected to B buses from bus 1 to bus B. Memory modules in C_{k-1} are connected to B - 1 buses from bus 1 to bus B - 1. In general, memory modules in class C_i are connected to i + B - K buses from bus i to bus i + B - K, for 1 ≤ i ≤ K. A 3 x 6 x 4 partial bus network with three classes is shown in Figure 2.2.

With our proposed networks, we can have the following two principles for the memory modules being connected to the buses in order to enhance system fault-tolerance and performance. One is that the memory modules which need higher fault-tolerance for buses failure are connected to more number of buses than those which need lower fault-tolerance for buses failure. The other is that the memory modules which are more frequently referenced are