The Community for Technology Leaders
Design, Automation & Test in Europe Conference & Exhibition (2012)
Dresden Germany
Mar. 12, 2012 to Mar. 16, 2012
ISSN: 1530-1591
ISBN: 978-1-4577-2145-8
pp: 1030-1035
ABSTRACT
Given the high level description of a task, many different hardware modules may be generated while meeting its behavioral requirements. The characteristics of the generated hardware can be tailored to favor energy efficiency, performance, accuracy or die area. The inherent trade-offs between such metrics need to be explored in order to choose a solution that meets design and cost expectations. We address the generic problem of automatically deriving a hardware implementation from a high-level task description. In this paper we present a novel technique that exploits previously explored implementation design spaces in order to find optimal trade-offs for new high-level descriptions. This technique is generalizable to a range of high-level synthesis problems in which trade-offs can be exposed by changing the parameters of the hardware generation tool. Our strategy, based upon machine learning techniques, models the impact of the parameterization of the tool on the target objectives, given the characteristics of the input. Thus, a predictor is able to suggest a subset of parameters that are likely to lead to optimal hardware implementations. The proposed method is evaluated on a resource sharing problem which is typical in high level synthesis, where the trade-offs between area and performance need to be explored. In this case study, we show that the technique can reduce by two orders of magnitude the number of design points that need to be explored in order to find the Pareto optimal solutions.
INDEX TERMS
VLSI, electronic engineering computing, high level synthesis, integrated circuit design, learning (artificial intelligence), best design trade-off prediction, processor customization, hardware modules, energy efficiency, high-level task description, high-level synthesis problems, hardware generation tool, machine learning techniques, resource sharing problem, Pareto optimal solutions, VLSI designs, Training, Hardware, Measurement, Predictive models, Feature extraction, Space exploration, Resource management
CITATION

"Predicting best design trade-offs: A case study in processor customization," Design, Automation & Test in Europe Conference & Exhibition(DATE), Dresden Germany, 2012, pp. 1030-1035.
doi:10.1109/DATE.2012.6176647
84 ms
(Ver 3.3 (11022016))