Design, Automation & Test in Europe Conference & Exhibition (2004)
Feb. 16, 2004 to Feb. 20, 2004
Lin Li , Pennsylvania State University
N. Vijaykrishnan , Pennsylvania State University
Mahmut Kandemir , Pennsylvania State University
Mary Jane Irwin , Pennsylvania State University
Crosstalk between wires, caused by increased capacitive coupling, is considered one of the major factors that affect the performance of interconnects such as buses. The data-dependent nature of crosstalk-induced delays necessitates bus cycle time to be designed for the worst case crosstalk. However, this pessimism incurs a significant performance penalty. Consequently, we propose a crosstalk aware inter-connect that uses a faster clock and dynamically controls the number of cycles required for transmission based on the estimated delay of the data pattern to be transmitted. In order to accomplish this, we designed a crosstalk analyzer circuit that is incorporated into the sender side of the bus and support a variable cycle transmission mechanism. We evaluate the effectiveness of the proposed scheme focusing on the on-chip buses of a microprocessor and by using the SPEC2000 benchmarks. The experimental results show that the proposed approach improves performance by 31.5% as compared to the original pessimistic approach. Furthermore, we employ a coding optimization to enhance the effectiveness of the proposed approach. We also show that the proposed scheme is an area-efficient approach to improving performance as compared to other crosstalk reduction schemes.
M. J. Irwin, N. Vijaykrishnan, L. Li and M. Kandemir, "A Crosstalk Aware Interconnect with Variable Cycle Transmission," Design, Automation & Test in Europe Conference & Exhibition(DATE), Paris, France, 2004, pp. 10102.