The Community for Technology Leaders
Design Automation Conference (2000)
Los Angeles, CA
June 5, 2000 to June 9, 2000
ISBN: 1-58113-1897-9
pp: 625-630
Ying Cheng , University of California at San Diego
Li Chen , University of California at San Diego
Krishna Sekar , University of California at San Diego
Pablo Sanchez , University of Cantabria, Santander, Spain
Sujit Dey , University of California at San Diego
At-speed testing of GHz processors using external testers may not be technically and economically feasible. Hence, there is an emerging need for low-cost, high-quality self-test methodologies, which can be used by processors to test themselves at-speed. Currently, Built-In Self-Test (BIST) is the primary self-test methodology available and is widely used for testing embedded memory cores. In this paper, we report our experiences in applying a commercial BIST methodology to two processor cores and analyze the problems associated with the current hardware-based BIST methodologies. We propose a new software-based self-testing methodology for processors, which uses a software tester embedded in the processor memory as a vehicle for applying structural tests. The software tester consists of programs for test generation and test application. Prior to the test, structural tests are prepared for processor components in the form of self-test signatures. During the process of self-test, the test generation program expands the self-test signatures into test sets, and the test application program applies the tests to the components-under-test at the speed of the processor. Application of the novel software-based self-test method demonstrates its significant cost/fault coverage benefits and its ability to apply at-speed test while alleviating the need for high-speed testers.
MPEG-2, SIMD, automatic target recognition, dynamic configuration, reconfigurable processors, scheduling
Ying Cheng, Li Chen, Krishna Sekar, Pablo Sanchez, Sujit Dey, "Embedded Hardware and Software Self-Testing Methodologies for Processor Cores", Design Automation Conference, vol. 00, no. , pp. 625-630, 2000, doi:10.1109/DAC.2000.855388
102 ms
(Ver 3.1 (10032016))