The Community for Technology Leaders
Design Automation Conference (2000)
Los Angeles, CA
June 5, 2000 to June 9, 2000
ISBN: 1-58113-1897-9
pp: 168-171
Sani R. Nassif , IBM Austin Research Lab, Austin, TX
Lawrence T. Pileggi , Carnegie Mellon University, Pittsburgh, PA
Andrzej J. Strojwas , Carnegie Mellon University, Pittsburgh, PA
Ying Liu , Carnegie Mellon University, Pittsburgh, PA
ABSTRACT
Due to the large die sizes and tight relative clock skew margins, the impact of interconnect manufacturing variations on the clock skew in today's gigahertz microprocessors can no longer be ignored. Unlike manufacturing variations in the devices, the impact of the interconnect manufacturing variations on IC timing performance cannot be captured by worst/best case corner point methods. Thus it is difficult to estimate the clock skew variability due to interconnect variations. In this paper we analyze the timing impact of several key statistically independent interconnect variations in a context-dependent manner by applying a previously reported interconnect variational order-reduction technique. The results show that the interconnect variations can cause up to 25% clock skew variability in a modern microprocessor design.
INDEX TERMS
fault modeling, fault simulation, hard faults, test vector generation
CITATION
Sani R. Nassif, Lawrence T. Pileggi, Andrzej J. Strojwas, Ying Liu, "Impact of Interconnect Variations on the Clock Skew of a Gigahertz Microprocessor", Design Automation Conference, vol. 00, no. , pp. 168-171, 2000, doi:10.1109/DAC.2000.855297
102 ms
(Ver 3.3 (11022016))