The Community for Technology Leaders
Design Automation Conference (1988)
Anaheim, CA, USA
June 12, 1988 to June 15, 1988
ISBN: 0-8186-0864-1
pp: 523-527
Papaspyridis , Dept. of Electr. Eng., Imperial Coll., London, UK
ABSTRACT
A connectivity verification program implemented in PROLOG is presented. The major advantage of this program, called VERCON, over existing approaches is that it always works, irrespective of circuit topology. VERCON's approach to connectivity verification is to extract all the different designer-specified subcircuits from the flat transistor description. Verification is achieved when the top-level object is extracted and there are no transistors which were not used to form the top-level object. Although VERCON is a research prototype, several valuable conclusions have been drawn that will aid the design of a connectivity verification program written in C.
INDEX TERMS
PROLOG based tool, layout verification, VLSI, connectivity verification program, VERCON, designer-specified subcircuits, flat transistor description, top-level object
CITATION

Papaspyridis, "A PROLOG-based connectivity verification tool," Design Automation Conference(DAC), Anaheim, CA, USA, 1988, pp. 523-527.
doi:10.1109/DAC.1988.14810
81 ms
(Ver 3.3 (11022016))