Design Process Model in the Yorktown Silicon Compiler

Raul Camposano
IBM Thomas J. Watson Research Center
Yorktown Heights, NY 10598

Abstract
The automatic synthesis of an IBM 801 processing unit using the Yorktown Silicon Compiler is presented. The underlying design process model is explained showing the intermediate design stages, while emphasizing high-level issues. First, the principles of operations are translated manually into a high-level behavioral description. The system is decomposed by the designer into concurrent modules (in the 801, four pipeline stages). Structural synthesis automatically generates a circuit structure for each pipeline stage, including the control and the data path. The combinational logic is optimized globally during logic synthesis producing a multi-level implementation. The resulting size (in number of transistors) and the performance of the processor (estimated cycle time and cycles per instruction) are compared to a manual RT-level design.

1. Introduction
This paper presents two main ideas. First, it illustrates the design process model of the Yorktown Silicon Compiler (YSC) explaining the basic decisions taken at each design stage, as exemplified by the design of an IBM 801 processing unit. Second, the results of automatic synthesis of a realistic, fairly large example such as the 801 are interesting enough to merit consideration. These results are compared to a manual design, and conclusions about the virtues and defects of automatic synthesis are inferred.

The YSC [1-6] is described in detail elsewhere, including references to related work. The design process with the YSC is demonstrated starting with the manual steps necessary at a high level to obtain a competitive design. The automatic synthesis steps at different stages of the design are explained, with a clear emphasis on high-level design issues, particularly on structural synthesis (often called behavioral or high-level synthesis). The YSC automates the design process to a large extent. Like most silicon compilers, the YSC uses a fixed design process model where different parts communicate using particular data formats. In the YSC, the formats are not too numerous and most formats have also a textual form which facilitates interfacing with other tools. But the design environment lacks desirable properties, such as uniform interfaces, central data management using state-of-the-art data base technology, flexible design process automation, etc. (such issues are addressed for example in [7]).

Section 2 gives a brief review of the 801 architecture showing the impact of the (given) architectural design on the machine organization, hence on the hardware and its design. The next section is devoted to the system description. The given architecture, described in natural language in the so-called "principles of operations", is converted into a formal, high-level behavioral description. This description is then manually decomposed further into concurrent modules. For the 801, decomposition into concurrent modules means the design of the pipeline.

Section 4 reviews the main tasks of structural synthesis in the YSC, explaining how the design is affected by each of the automatic transformations performed. The results of structural synthesis include the number of latches, the number of control states and the generated combinational logic. The combinational logic is optimized using logic synthesis. The results of logic synthesis given as gate count, transistor count and maximum estimated delay are commented in section 5. To complete the picture of the design process model, timing optimization and layout are mentioned briefly. In section 6 the resulting design is compared to a manual design at the device level and in terms of performance.

2. The 801 Architecture
Computer architecture is used to refer to the high-level rules that define the machine conceptually as viewed by the user (instruction set, registers, interrupts, etc.). In spite of the clear separation of the architecture from a particular machine organization (i.e. a particular implementation) on one side, and an operating system and software on the other side, an architecture is usually designed having these two aspects in mind. For hardware synthesis the machine organization is extremely important; failure to synthesize a machine organization in the spirit of what the architects foresaw will usually lead to a poor performance or an excessively large design.

The 801 architecture [8, 9] is a true 32-bit architecture in the sense that most instructions, data, registers and addresses are 32-bit wide. The 801 has 32 general purpose registers allowing an efficient register utilization by a compiler. All operands are aligned according to their size. Only a few instruction formats are used, each instruction being one word (32 bits) long and correspondingly aligned. All instructions can execute in one cycle.

The 801 architecture is often referred to as a RISC (Reduced Instruction Set Computer) architecture. A more proper characterization is a streamlined architecture. This emphasizes the instruction simplicity, the single-cycle execution and the register utilization rather than the number of instructions.

The most important implications of the 801 architecture on the machine organization are:
- To provide enough hardware to allow the single cycle execution of all instructions. This implies that an ALU capable of 32 bit arithmetic and shift/rotate is necessary, and that the general purpose register file has enough ports to allow all required accesses within one cycle.
- A store-in cache for the data bus and a separate instruction cache are necessary to minimize the idle time of the processing unit due to storage access.
- General performance considerations lead to a pipelined implementation. Further analysis quickly leads to a "natural" three-stage pipeline (more on this later). In the YSC, each
concurrent module has to be specified as such, thus the pipeline is decomposed into concurrent modules manually.

The 801 is a good application for silicon compilation and synthesis since it is a real example large enough to test the tools, yet simple enough to be well understood by the toolmakers. Only the design of the processing unit is considered here. The cache and the cache controller are not part of this exercise.

3. System Description

The specification of a design in the YSC is given in a high-level, behavioral domain, imperative (procedural, sequential, e.g. Pascal-like) language. In the YSC we have chosen the V language to be compatible with other activities within IBM [10]. The first task the designer faces is to translate the 801 architecture given in natural language in the so called "principles of operations" manual, into a formal specification in V.

The initial 801 description is a single sequential program as shown in fig. 1. The modeling technique used to translate the architecture into a sequential program is straightforward. The program consists essentially of three procedures in the following sequence: instruction fetch, instruction execute and check for interrupts. Instruction decoding (in execute) is modeled as one large CASE statement. The general purpose registers are represented by an array of 32 elements. Architected registers are represented by variables in the program. Although by far the largest part in the description is the procedure PREXE, the most difficult aspect to model in this description is the interrupts. The instructions themselves can be coded in a straight-forward manner from their natural language description.

Such a sequential description proves to be extremely useful in documentation and in understanding the architecture in all details. For example, using standard software tools such as an editor, it is easy to locate all instructions setting a particular condition code. Such a sequential description proves to be extremely useful in documentation and in understanding the architecture in all details.

Such a sequential description proves to be extremely useful in documentation and in understanding the architecture in all details. For example, using standard software tools such as an editor, it is easy to locate all instructions setting a particular condition code. Such a sequential description proves to be extremely useful in documentation and in understanding the architecture in all details. For example, using standard software tools such as an editor, it is easy to locate all instructions setting a particular condition code. Such a sequential description proves to be extremely useful in documentation and in understanding the architecture in all details.

In principle this initial non-pipelined behavioral description can be used for structural synthesis, but the results would be poor. The sequential nature of the description would produce a sequential implementation with low performance. This version is synthesized only partially as an exercise (see next section).

Ideally, any behavioral description results in an optimal design after using a high-level silicon compiler, but in practice this is not so. The issue of synthesizing an appropriately high-level design from an arbitrary sequential specification is one of the most difficult ones in high-level silicon compilation. It seems difficult to envision, at present, a silicon compiler which is able to find the most suitable design organization for all kinds of designs. Some approaches which are used include interaction with the designer, so called "tuning-knobs" which set design parameters, objective functions, automatic design-space exploration and the use of fixed machine organizations. In the YSC, different specifications yield different designs in a predictable way. The specification includes high-level design decisions such as the pipeline, separate data and instruction buses, the necessary general purpose register file ports, etc.

A design synthesized by the YSC maintains several important characteristics of the initial specification:

- The structure given in V by the partition into sequential procedures and concurrent tasks.
- The loops and the partial order resulting from data dependencies.
- The specified ports. Procedure parameters are considered ports.

Only the specified architected registers (not to be confused with all registers).

- The specified width of the variables.

Keeping all the above in mind, the initial specification was rewritten to meet the main implications of the machine architecture on the design. Notice that the changes only involve the overall machine organization. For example, the procedure PREXE could be reused with almost no changes. The following list includes the main implicit and explicit high-level design decisions reflected in the specification:

- The pipeline, the pipeline control and the communication among the pipeline stages are specified.

Single cycle execution results from scheduling operations as-fast-as-possible (not ASAP) to obtain the minimum number of control steps per instruction. Often the trade-off between the number of control steps per instruction and the amount of hardware (also the cycle time) is explored during scheduling and hardware allocation (e.g. [11]).

The number of ports in the general purpose register file (GPR) is specified to allow enough accesses to ensure single
cycle execution. For example, the ideas contained in [12] allow one to automate multi-port memory allocation.

- A 32-bit ALU and a shifter/rotator are obtained by specifying 32 bit operands. Most high-level synthesis systems do this, an exception being [13], specialized in digital signal processing in which case the above choice would often be disastrous.
- Two separate caches for instructions and data are achieved by specifying separate ports for the two caches.

The resulting pipelined specification is sketched in fig. 2. Notice that still some degree of freedom is allowed by the architecture. In fact, the 4 stage pipeline decomposition is a different design than the architects had in mind, as can be seen from [8, 9].

\[
\begin{align*}
\text{MODULE P801P0} & \quad */ \text{PREFETCH} \\
& \quad \text{Read instruction. Increment the program counter or load it} \\
& \quad \text{with branch or interrupt address.} \\
& \quad \text{INITIATE the fetch of the next instruction. */} \\
\end{align*}
\]

\[
\begin{align*}
\text{MODULE P801P1} & \quad */ \text{DECODE} \\
& \quad \text{Decode the instruction. Load the appropriate registers} \\
& \quad \text{from the general purpose register file.} \\
& \quad \text{INITIATE reading on the data bus. */} \\
\end{align*}
\]

\[
\begin{align*}
\text{MODULE P801P2} & \quad*/ \text{EXECUTE} \\
& \quad \text{Execute the instruction and latch the results. */} \\
\end{align*}
\]

\[
\begin{align*}
\text{MODULE P801P3} & \quad*/ \text{STORE} \\
& \quad \text{Write results into general purpose register file.} \\
& \quad \text{INITIATE writing on the data bus. */} \\
\end{align*}
\]

Control

\[
\begin{align*}
\text{INDEX} 11 & \text{ TAG CBR OPERATION LST LINE 678;} \\
& \text{INPUTS C11..2][0..0] 2; OUTPUTS *;} \\
& \text{SUCCESSORS 11 CONDITIONS 1;} \\
& \text{SUCCESSORS 16 CONDITIONS 0;} \\
\end{align*}
\]

Data

\[
\begin{align*}
\text{INDEX} 12 & \text{ TAG SOC OPERATION INC LINE 701;} \\
& \text{INPUTS C11..2][0..0]; OUTPUTS T9(1..2)[0..0];} \\
& \text{SUCCESSORS 13 CONDITIONS *;} \\
\end{align*}
\]

Control and Data

\[
\begin{align*}
\text{INDEX} 13 & \text{ TAG SOC OPERATION TR LINE 698;} \\
& \text{INPUTS R10..0}[0..0]; OUTPUTS T8(1..7)[0..0];} \\
& \text{SUCCESSORS 13 CONDITIONS *;} \\
\end{align*}
\]

Figure 2. Pipelined 801 specification

The system is now described by 5 concurrent designs; the four pipeline stages and one module for pipeline synchronization and for handling pipeline overlap disable, taken branches, etc. Each module is specified as a sequential program. The most difficult aspect is the pipeline synchronization. Among other things, the control module must be able to generate several control signals within one cycle, before new results are latched at the end of the cycle destroying the processor state. The decomposition into a pipeline results quite naturally. Abandoning the sequential description style resulted in a straight-forward partition into pipeline stages. The complete description in this version is 1460 statements long. The results of its complete synthesis are given in the subsequent chapters.

4. Structural Synthesis

For the 801 example in this and the following chapters, all compilation and synthesis times are given in CPU seconds on an IBM 3090-200 computer. The V compiler is coded in PL/I, structural synthesis and logic synthesis are coded in APL (interpreted).

The first synthesis step is compilation. Compilation transforms the V specification into an internal format consisting of a data flow graph and a control graph. The main tasks of compilation include the decomposition of expressions into single operations and the mapping of complex data types into simple ones. Compilation also computes module interfaces considering all explicit parameters and all variables used in different modules according to their scope. Compilation is well known and fast; it took around 280 CPU seconds for the complete 801 example. The result of compilation is a so called YIF file (Yorktown Internal Format, fig.3). YIF is described as two directed graphs: the control graph and the data flow graph. The control graph represents operations such as adds, ands, etc. as nodes. The arcs indicate the predecessor-successor relationship. Fork nodes allow the selection of one among many successors (IF, CASE). Cycles in the graph model LOOPs in the specification. The data flow graph nodes are the same operations of the control graph plus the variables in the program. Arcs go only from operations to variables (indicating that the variable is an output of the operation) or from variables to operations (indicating that the variable is an input of the operation). YIF graphs are hierarchical in the sense that an operation node can represent another YIF graph. This operation is called "module call". YIF is used as the internal model during most of structural synthesis.

\[
\begin{align*}
\text{INDEX} 11 & \text{ TAG CBR OPERATION LST LINE 678;} \\
& \text{INPUTS C11..2][0..0] 2; OUTPUTS *;} \\
& \text{SUCCESSORS 11 CONDITIONS 1;} \\
& \text{SUCCESSORS 16 CONDITIONS 0;} \\
\end{align*}
\]

\[
\begin{align*}
\text{INDEX} 12 & \text{ TAG SOC OPERATION INC LINE 701;} \\
& \text{INPUTS C11..2][0..0]; OUTPUTS T9(1..2)[0..0];} \\
& \text{SUCCESSORS 13 CONDITIONS *;} \\
\end{align*}
\]

\[
\begin{align*}
\text{INDEX} 13 & \text{ TAG SOC OPERATION TR LINE 698;} \\
& \text{INPUTS R10..0}[0..0]; OUTPUTS T8(1..7)[0..0];} \\
& \text{SUCCESSORS 13 CONDITIONS *;} \\
\end{align*}
\]

Figure 3. YIF example

Fig. 3 is a fragment of YIF code. It contains 3 operations named 11, 12 and 14. The first operation shown is a conditional branch (CBR). Operation 11 follows if the variable C is less than (LST), otherwise operation 14 follows. Parenthesis after a variable select bits across 2 dimensions. "LINE" indicates a token number in the source code where this node comes from. The other two nodes are tagged as "Simple Operations" which have exactly one predecessor and one successor. Their functions are INCrement and TRansfer.

The complete 801 design at this stage is 12545 lines long. It contains 1851 operation nodes and 8192 variable bits.

The next task during structural synthesis consists of merging nodes representing variables. Initially, each bit is represented by a node. Bits which are always used together are grouped into a single node. In the 801, for example, 32 bit arithmetic variables are mostly used either as one variable or the sign bit and the magnitude are used separately. Hence, two nodes in the YIF graph are enough to represent such a variable. The 8192 variable bits in the YIF
The final step to obtain a structure is called "variable unfolding". Each variable is duplicated as many times as necessary to achieve single assignment. All references to the variable have to be changed accordingly. Each unfolded variable has only one source and thus can be implemented by a net.

By now, the YIF has been converted into a structure. A possible implementation consists of implementing each operation by combinational logic, providing one register for each variable marked as such and a net for each unfolded variable. To reduce the costs, optimizations reduce the number of registers and combinational logic. By maintaining the given control steps the problems of allocating the minimum number of registers, of required operators and of buses and/or multiplexers can be formulated as a clique covering problem [14]. This is called folding in the YSC. For the 801 example, for instance only one 33 bit adder/ALU is required. The number of registers computed is given in table 1. Communication is implemented using multiplexers.

Another optimization involves introducing additional control steps in order to reduce further hardware requirements, called cutting. For the 801, this is not desirable as explained earlier, so this step is skipped.

Finally, the structure is generated. The structure consists of a netlist connecting latches and blocks of combinational logic. For each block of combinational logic, structural synthesis generates a logic specification. Ideally, all the combinational logic of a module could be generated as one large block. Since this logic is minimized by logic synthesis there is a limit to its size. If this limit is exceeded, the combinational logic is partitioned into several smaller blocks. In the YSC, partitioning is done automatically considering not only the size of the blocks but also their connectivity and their function [3]. The structure is given in HND (Hierarchical Network Definition), the logic function in YLL (Yorktown Logic Language). Structural synthesis does not separate the data part from the control. Control is generated as one finite automaton for each module and merged with the data path.

As an exercise, we synthesized 40% of the instruction set of the non pipelined version, including the complete data path (see [2]). The main results of structural synthesis are 155 control states and 578 latches (excluding the GPR). The main disadvantages of such a design are the poor performance (not pipelined) and the large number of control states. The control states are due to the fact that in most instructions, the processor may stall waiting for data. Most control states just "remember" the particular instruction and the processor state in these cases. Notice that the large number of states is not a problem in principle, i.e. a few latches are enough to hold the state. The state transitions are simple, resulting in a small amount of combinational logic that is generated automatically.

<table>
<thead>
<tr>
<th>Pipeline stage</th>
<th>P0</th>
<th>P1</th>
<th>P2</th>
<th>P3</th>
<th>CON</th>
<th>REST</th>
</tr>
</thead>
<tbody>
<tr>
<td>V lines</td>
<td>33</td>
<td>425</td>
<td>730</td>
<td>74</td>
<td>283</td>
<td>275</td>
</tr>
<tr>
<td>V statements</td>
<td>20</td>
<td>269</td>
<td>599</td>
<td>38</td>
<td>190</td>
<td>354</td>
</tr>
<tr>
<td>Compilation time</td>
<td>1.0</td>
<td>16</td>
<td>249</td>
<td>1.9</td>
<td>14</td>
<td>12</td>
</tr>
<tr>
<td>YIF lines</td>
<td>119</td>
<td>2195</td>
<td>5333</td>
<td>354</td>
<td>2096</td>
<td>2448</td>
</tr>
<tr>
<td>YIF nodes</td>
<td>16</td>
<td>329</td>
<td>806</td>
<td>10</td>
<td>312</td>
<td>334</td>
</tr>
<tr>
<td>Signal bits</td>
<td>292</td>
<td>1083</td>
<td>4232</td>
<td>364</td>
<td>1074</td>
<td>1147</td>
</tr>
<tr>
<td>Structural synth. time</td>
<td>4.9</td>
<td>1691</td>
<td>9828</td>
<td>15.5</td>
<td>1260</td>
<td>209</td>
</tr>
<tr>
<td>Latches (bits)</td>
<td>98</td>
<td>181</td>
<td>180</td>
<td>35</td>
<td>99</td>
<td>0</td>
</tr>
<tr>
<td>Control states</td>
<td>4</td>
<td>2</td>
<td>1</td>
<td>4</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Combinational inputs</td>
<td>68</td>
<td>219</td>
<td>255</td>
<td>73</td>
<td>202</td>
<td>118</td>
</tr>
<tr>
<td>Combinational outputs</td>
<td>69</td>
<td>131</td>
<td>152</td>
<td>44</td>
<td>167</td>
<td>87</td>
</tr>
<tr>
<td>Partitions</td>
<td>1</td>
<td>16</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>5</td>
</tr>
<tr>
<td>Functions</td>
<td>349</td>
<td>522</td>
<td>4920</td>
<td>297</td>
<td>1422</td>
<td>1021</td>
</tr>
<tr>
<td>Literals</td>
<td>597</td>
<td>4654</td>
<td>236476</td>
<td>689</td>
<td>4466</td>
<td>6388</td>
</tr>
<tr>
<td>Levels</td>
<td>37</td>
<td>86</td>
<td>12</td>
<td>30</td>
<td>40</td>
<td></td>
</tr>
</tbody>
</table>

Table 1. Structural synthesis results for the 801 processor

Structural synthesis results for the pipelined version are given in detail in table 1. What is called "REST" are 5 procedures resulting in combinational logic. Some of them are used more than once.
The number of latches and the number of control states is indicated. The combinational logic generated as a logic specification is given by the number of inputs and outputs, logic functions, literals and levels. For pipeline stages P1 and P2 the combinational logic was partitioned automatically into smaller pieces of logic. In these cases the number of inputs and outputs correspond to the external connections (i.e., inputs and outputs without partitioning). Functions and literals are the corresponding sums over all partitions. The number of levels is not additive over partitions and is therefore not given. For REST, the 5 partitions result directly from the specification as 5 modules.

5. Logic Synthesis and Layout

Each combinational logic block is minimized separately during logic synthesis by the Yorktown Logic Editor (YLE) [2]. The YLE initially minimizes the size of the combinational logic and produces a multi-level implementation, both for SCVS (Single Cascode Voltage Switch) and CMOS. The results can be seen in table 2.

<table>
<thead>
<tr>
<th>Pipeline stage</th>
<th>P0</th>
<th>P1</th>
<th>P2</th>
<th>P3</th>
<th>CON</th>
<th>REST</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCVS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Logic synthesis time</td>
<td>50</td>
<td>915</td>
<td>10147</td>
<td>66</td>
<td>1608</td>
<td>494</td>
</tr>
<tr>
<td>Gates</td>
<td>85</td>
<td>320</td>
<td>1607</td>
<td>46</td>
<td>212</td>
<td>146</td>
</tr>
<tr>
<td>Transistors</td>
<td>417</td>
<td>2098</td>
<td>10414</td>
<td>191</td>
<td>1107</td>
<td>1049</td>
</tr>
<tr>
<td>Levels</td>
<td>11</td>
<td>4</td>
<td>13</td>
<td>7.5</td>
<td>28.3</td>
<td></td>
</tr>
<tr>
<td>Estimated delay (ns)</td>
<td>23.4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMOS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Logic synthesis time</td>
<td>62</td>
<td>695</td>
<td>11218</td>
<td>64</td>
<td>1550</td>
<td>804</td>
</tr>
<tr>
<td>Gates</td>
<td>112</td>
<td>379</td>
<td>2526</td>
<td>49</td>
<td>229</td>
<td>203</td>
</tr>
<tr>
<td>Transistors</td>
<td>361</td>
<td>1715</td>
<td>10387</td>
<td>179</td>
<td>1017</td>
<td>890</td>
</tr>
<tr>
<td>Levels</td>
<td>29</td>
<td>6</td>
<td>16</td>
<td>6</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 2. Logic synthesis results for the 801 processor

Timing optimization then finds the critical path with respect to the delay in the complete design and reduces delay by different measures such as transistor resizing, logic resynthesis, etc. [15]. The design is finally passed to layout synthesis to obtain the design image [2]. The complete design process is depicted in figure 4. After timing optimization, logic synthesis is usually invoked again to resynthesize for smaller delay. This loop may repeat several times. In case the timing obtained is not satisfactory, it may be necessary to go to the original V specification and change it by hand.

6. Result Evaluation

Table 3 gives a comparison between a manual design (manual in the sense that an RT level structural specification and the combinational logic were designed by human designers) and the automatic design. Both used the YLE for logic synthesis.

The number of latches does not include the general purpose register file. The combinational logic transistors include only the pull down trees, excluding the buffers and clock (SCVS) or the pull-up trees (CMOS). The total number of transistors refers to the complete design including the general purpose register file, buffers, clock, receivers and drivers. The complete design was done only in SCVS. As expected, in both the automatic and manual design every instruction can be executed in 1 cycle. The automatic version was not optimized for timing, but the critical path in combinational logic has an unoptimized delay of 72.9ns, which compare to 72.7ns before timing optimization in the manual design. The delay is estimated for the design after logic synthesis using a 5 parameter equation. The critical path involves computing the condition codes (in P2), generating a trap (in CON) and multiplexing the trap jump address into the program counter (in P0). Timing optimization for the manual version yields a maximum combinational delay of 49.9ns (see [2]). Timing was only computed for the SCVS design.

The above exercise focuses mainly on synthesis. Verification is done to a certain extent by simulation, but this can not be qualified as exhaustive. Design for testability is not considered explicitly, but all latches have scan path capabilities and logic synthesis should not generate redundant logic.

Manually designing the course structure of the machine organization proved to be a good compromise in automatic synthesis. The behavioral domain description of the 801 architecture could be
The differences between the manual, RT level design and the design obtained by structural synthesis are mainly explained as follows:

- The design of the pipeline although similar is not exactly the same. For example, the difference in latches arises principally from this fact, i.e. there are only 9 latches in the automatic design that are not data path registers on the boundary between pipeline stages.
- Structural synthesis is not yet minimizing the number of interconnections. This not only leads to a large number of wires but may also hide some logic minimization potential.
- Automatic partitioning of pipeline stages P1 and P2 may lead to less optimization possibility during logic synthesis.
- In SCVS, the automatic design does not take advantage of the possibility of distributing combinational logic among two clock phases, as was done in the manual design.
- For large unoptimal logic designs, as they are generated by structural synthesis, logic synthesis may not discover all the optimization potential.

For the above example, structural synthesis yields results which are equal in performance to a manual design at the RT level. The size in number of transistors is 26% larger for the automatic design, a number that results from 45% more combinational logic and 11% more latches, using the same general purpose register file and the same amount of receivers and drivers. The design time was decreased drastically using structural synthesis, a conservative estimation is at least 5 times faster than the RT level manual design.

Present and future work include enhanced methods of partitioning, generation of microcoded control, additional optimizations and techniques for an incremental system description. Also an optional automatic separation of regular data path modules to be taken from a library or to be generated in the layout domain by module generators is being considered. With these enhancements, a reduction of the excess transistor count over the manual design to 50% of the reported values may be possible. Structural synthesis will also be tested for a complex instruction set computer architecture.

Acknowledgements

Many people contributed to the Yorktown Silicon Compiler. The work reported here could not have been possible without the assistance of R. Brayton, G. DeMicheli, R. Otten and J. van Eijndhoven.

References