The Community for Technology Leaders
Computer Science and Information Engineering, World Congress on (2009)
Los Angeles, California USA
Mar. 31, 2009 to Apr. 2, 2009
ISBN: 978-0-7695-3507-4
pp: 440-443
With a widespread development of SoC technology and universal application of USB protocol, embedded USB device controller IP core has become more and more important in chip design. Based on the WISHBONE on-chip bus by OpenCores organization maintaining, the paper designs USB2.0 device controller IP soft-core which accords with USB2.0 protocol. Through the simulation verification and the logic synthesis, the IP soft-core accords with USB2.0’s data norms, data flow and related event detection, can be flexibly applied to various embedded environment.
SoC, WISHBONE Bus, USB2.0 Device controller, IP Soft-Core

W. Ziting, X. Lei, L. Panfeng and G. Wenbo, "Design of USB2.0 Device Controller IP Soft-Core Based on SoC Technology and WISHBONE Bus," 2009 WRI World Congress on Computer Science and Information Engineering, CSIE(CSIE), Los Angeles, CA, 2009, pp. 440-443.
86 ms
(Ver 3.3 (11022016))