The Community for Technology Leaders
Computer Science and Information Engineering, World Congress on (2009)
Los Angeles, California USA
Mar. 31, 2009 to Apr. 2, 2009
ISBN: 978-0-7695-3507-4
pp: 413-417
An adiabatic 32X32 content-addressable memory (CAM) are designed in this paper, which consists of a CAM storage-cell array, address decoders, bit-lines drivers, and match-line driving circuits. All circuits except for CAM storage cells and driving control circuits for match lines are realized using CPAL (Complementary Pass-Transistor Adiabatic Logic) circuits. The charge of large node capacitances on match lines, bit lines, word lines, and address lines is well recovered in fully adiabatic manner. For comparison, a conventional 32X32 CAM is also implemented using the similar structure. The two CAM cores have been integrated in a test chip with Chartered 0.35um CMOS process. Based on the post-layout simulations, the adiabatic CAM can work very well, and it attains about 86% energy saves compared to the conventional CMOS implementation at 100MHz.
Content-addressable memories, Adiabatic circuits, Low power
Lijun Huang, Qingbo Xu, Jianping Hu, Lifang Ye, "The Implementation of Low-Power CAM with Fully Adiabatic Driving for Large Node Capacitances", Computer Science and Information Engineering, World Congress on, vol. 03, no. , pp. 413-417, 2009, doi:10.1109/CSIE.2009.894
97 ms
(Ver 3.3 (11022016))