The Community for Technology Leaders
COMPCON Spring 88 (1988)
San Francisco, CA, USA
Feb. 29, 1988 to March 3, 1988
ISBN: 0-8186-0828-5
TABLE OF CONTENTS

Trends in scientific and engineering computing (Abstract)

G. Bell , Dana Comput. Inc., Sunnyvale, CA, USA
pp. 2

Design considerations for a bipolar implementation of SPARC (Abstract)

A. Agrawal , Sun Microsyst. Inc., Mountain View, CA, USA
E.W. Brown , Sun Microsyst. Inc., Mountain View, CA, USA
pp. 6-9

CMOS gate array implementation of the SPARC architecture (Abstract)

M. Namjoo , Sun Microsyst. Inc., Mountain View, CA, USA
A. Agrawal , Sun Microsyst. Inc., Mountain View, CA, USA
D.C. Jackson , Sun Microsyst. Inc., Mountain View, CA, USA
L. Quach , Sun Microsyst. Inc., Mountain View, CA, USA
pp. 10-13

CMOS gate array implementation of SPARC (Abstract)

L. Quach , Fujitsu Microelectron. Inc., Tokyo, Japan
R. Chueh , Fujitsu Microelectron. Inc., Tokyo, Japan
pp. 14-17

An implementation based on the BTRON specification (Abstract)

Y. Imai , Matsushita Electr. Ind. Co. Ltd., Tokyo, Japan
M. Ando , Matsushita Electr. Ind. Co. Ltd., Tokyo, Japan
M. Kobayashi , Matsushita Electr. Ind. Co. Ltd., Tokyo, Japan
Y. Kushiki , Matsushita Electr. Ind. Co. Ltd., Tokyo, Japan
pp. 22-24

Design considerations for 32-bit microprocessor TX3 (Abstract)

K. Okamoto , Toshiba Corp., Ibaraki, Japan
M. Miyata , Toshiba Corp., Ibaraki, Japan
H. Kishigami , Toshiba Corp., Ibaraki, Japan
T. Miyamori , Toshiba Corp., Ibaraki, Japan
T. Sato , Toshiba Corp., Ibaraki, Japan
pp. 25-29

A 32-bit microprocessor based on the TRON architecture: Design of the GMicro/100 (Abstract)

T. Shimizu , Mitsubishi Electr. Corp., Itami, Japan
T. Yoshida , Mitsubishi Electr. Corp., Itami, Japan
Y. Saito , Mitsubishi Electr. Corp., Itami, Japan
M. Matsuo , Mitsubishi Electr. Corp., Itami, Japan
T. Enomoto , Mitsubishi Electr. Corp., Itami, Japan
pp. 30-33

V60/V70 microprocessor and its systems support functions (Abstract)

Y. Yano , NEC Corp., Kawasaki, Japan
Y. Koumoto , NEC Corp., Kawasaki, Japan
Y. Sato , NEC Corp., Kawasaki, Japan
pp. 36-42

Architecture of the WE32200 chip set (Abstract)

M.S. Nelson , AT&T Inf. Syst., Holmdel, NJ, USA
J. Cruz-Rios , AT&T Inf. Syst., Holmdel, NJ, USA
B. Ng , AT&T Inf. Syst., Holmdel, NJ, USA
W.S. Wu , AT&T Inf. Syst., Holmdel, NJ, USA
pp. 43-47

Regulus: A high performance VLSI architecture (Abstract)

S. Sims , Computer Consoles Inc., Irvine, CA, USA
J. Benkual , Computer Consoles Inc., Irvine, CA, USA
pp. 48-50

Intelligent control of robot manipulators in hazardous environments (Abstract)

R.W. Harrigan , Sandia Nat. Labs., Albuquerque, NM, USA
pp. 54-58

Artificial intelligence and robotics (Abstract)

L.P. Kaelbling , Artificial Intelligence Center, SRI Int., CA, USA
pp. 59-61

Prolog at Berkeley (Abstract)

A.M. Despain , Div. of Comput. Sci., California Univ., Berkeley, CA, USA
pp. 64-67

Prolog at the University of Illinois (Abstract)

M.M. Gooley , Illinois Univ., Urbana, IL, USA
L.V. Kale , Illinois Univ., Urbana, IL, USA
D.A. Padua , Illinois Univ., Urbana, IL, USA
B. Ramkumar , Illinois Univ., Urbana, IL, USA
U.S. Reddy , Illinois Univ., Urbana, IL, USA
D.C. Sehr , Illinois Univ., Urbana, IL, USA
W.W. Shu , Illinois Univ., Urbana, IL, USA
B.W. Wah , Illinois Univ., Urbana, IL, USA
pp. 68-73

Logic programming research in Oregon (Abstract)

J.S. Conery , Oregon Univ., Eugene, OR, USA
pp. 74-77

Parallel programs in the Cray and on the Alliant: a comparative evaluation (Abstract)

M. Bieterman , Boeing Comput. Services, Seattle, WA, USA
pp. 82-83

Challenges in matching parallel architectures and matrix algorithms (Abstract)

R.E. Benner , Sandia Nat. Labs., Albuquerque, NM, USA
pp. 84-87

The good, the bad and the ugly: comparing high speed computer systems (Abstract)

K.E. Jordan , Exxon Res. & Eng. Co., Annandale, NJ, USA
pp. 90-96

Programming and performance on a cube-connected architecture (Abstract)

J.L. Gustafson , Sandia Nat. Labs., Albuquerque, NM, USA
G.R. Montry , Sandia Nat. Labs., Albuquerque, NM, USA
pp. 97-100

Experiences with the BBN Butterfly (Abstract)

J.M. Mellor-Crummey , Rochester Univ., NY, USA
pp. 101-104

Cydra 5 directed dataflow architecture (Abstract)

B.R. Rau , Cydrome Inc., Milpitas, CA, USA
pp. 106-113

Symmetry: a second generation 'practical parallel' (Abstract)

G.N. Fielland , Sequent Comput. Syst. Inc., Beaverton, OR, USA
pp. 114-115

The Supertrek S-1 mini-supercomputer (Abstract)

M. Fung , Supertrek Comput. Inc., Santa Clara, CA, USA
pp. 116-118

The limits to magnetic recording (Abstract)

G. Bate , Santa Clara Univ., CA, USA
pp. 128-131

Error management in optical disk recording (Abstract)

I. Turner , Laserdrive Ltd., Santa Clara, CA, USA
pp. 132-134

Status of optical media (Abstract)

D.H. Davies , 3M Co., Mountain View, CA, USA
pp. 141-144

The IBM 3990 disk cache (Abstract)

J. Menon , IBM Almaden Res. Center, San Jose, CA, USA
pp. 146-151

Abstract types and storage types in an OO-DBMS (Abstract)

C. Damon , Ontologic Inc., Billerica, MA, USA
G. Landis , Ontologic Inc., Billerica, MA, USA
pp. 172-176

An overview of the Iris object-oriented DBMS (Abstract)

D.H. Fishman , Hewlett-Packard Labs., Palo Alto, CA, USA
pp. 177-180

Distributed shared memory in a loosely coupled distributed system (Abstract)

B.D. Fleisch , California Univ., Los Angeles, CA, USA
pp. 182-184

Design and implementation of a distributed transaction processing system (Abstract)

D.N. Mannai , Dept. of Electr. Eng., Pennsylvania State Univ., University Park, PA, USA
A.K. Elmagarmid , Dept. of Electr. Eng., Pennsylvania State Univ., University Park, PA, USA
pp. 185-188

A paradigm and system for design and test of distributed applications (Abstract)

J. Fagerstrom , Dept. of Comput. & Inf. Sci., Linkoping Univ., Sweden
L. Stromberg , Dept. of Comput. & Inf. Sci., Linkoping Univ., Sweden
pp. 189-192

M31: a large-scale multiprocessor VAX for parallel processing research (Abstract)

M.H. Reilly , Digital Equipment Corp., Maynard, MA, USA
J.R. Sopka , Digital Equipment Corp., Maynard, MA, USA
pp. 200-206

Architecture of the NS32532-a single chip VLSI high performance CPU (Abstract)

D.J. Schanin , Nat. Semicond., Santa Clara, CA, USA
pp. 208-212

Architecture of the NS32580 floating-point controller (Abstract)

S. Ben-Chorin , Nat. Semicond. Corp., Santa Clara, CA, USA
pp. 213-217

The NS32605 cache controller (Abstract)

L.K. Quinones , Nat. Semicond. Corp., Santa Clara, CA, USA
pp. 218-222

Goals of the engineering information systems project (Abstract)

R.I. Winner , Inst. for Defense Analyses, Alexandria, VA, USA
pp. 230-233

The engineering information system program (Abstract)

J.L. Ebel , US Air Force Wright Aeronaut. Labs., Wright-Patterson AFB, OH, USA
pp. 234-235

The economics of reuse (of software) (Abstract)

T. Love , Productivity Products Int. Inc., Sandy Hook, CT, USA
pp. 238-241

The software productivity consortium reuse program (Abstract)

A. Pyster , Software Productivity Consortium, Reston, VA, USA
B. Barnes , Software Productivity Consortium, Reston, VA, USA
pp. 242-248

Market impact of integrated software development environments (Abstract)

A.S. Rappaport , Technol. Res. Group Inc., New York, NY, USA
V.L. Hinder , Technol. Res. Group Inc., New York, NY, USA
pp. 250-253

Architecture of an integration and portability platform (Abstract)

W. Paseman , Atherton Technol., Sunnyvale, CA, USA
pp. 254-258

Trends in software development environments for large software systems (Abstract)

R.J. Ellison , Software Eng. Inst., Carnegie-Mellon Univ., Pittsburgh, PA, USA
pp. 259-261

System design of the NEWS workstation (Abstract)

M. Hori , Sony Corp., Tokyo, Japan
K. Kurihara , Sony Corp., Tokyo, Japan
H. Kobayashi , Sony Corp., Tokyo, Japan
H. Tezuka , Sony Corp., Tokyo, Japan
K. Tanaka , Sony Corp., Tokyo, Japan
pp. 266-269

Japanese language processing on the NEWS workstation (Abstract)

K. Doi , Sony Corp., Tokyo, Japan
K. Koshiba , Sony Corp., Tokyo, Japan
M. Takeuchi , Sony Corp., Tokyo, Japan
pp. 270-273

CD-ROM system based on the NEWS workstation (Abstract)

K. Kimura , Sony Corp., Tokyo, Japan
A. Demura , Sony Corp., Tokyo, Japan
T. Igarashi , Sony Corp., Tokyo, Japan
Y. Takeyari , Sony Corp., Tokyo, Japan
pp. 274-276

The scalable processor architecture (SPARC) (Abstract)

R.B. Garner , Sun Microsyst. Inc., Mountain View, CA, USA
A. Agrawal , Sun Microsyst. Inc., Mountain View, CA, USA
F. Briggs , Sun Microsyst. Inc., Mountain View, CA, USA
E.W. Brown , Sun Microsyst. Inc., Mountain View, CA, USA
D. Hough , Sun Microsyst. Inc., Mountain View, CA, USA
B. Joy , Sun Microsyst. Inc., Mountain View, CA, USA
S. Kleiman , Sun Microsyst. Inc., Mountain View, CA, USA
S. Muchnick , Sun Microsyst. Inc., Mountain View, CA, USA
M. Namjoo , Sun Microsyst. Inc., Mountain View, CA, USA
D. Patterson , Sun Microsyst. Inc., Mountain View, CA, USA
J. Pendleton , Sun Microsyst. Inc., Mountain View, CA, USA
R. Tuck , Sun Microsyst. Inc., Mountain View, CA, USA
pp. 278-283

Optimizing compilers for the SPARC architecture-an overview (Abstract)

S.S. Muchnick , Sun Microsyst. Inc., Mountain View, CA, USA
C. Aoki , Sun Microsyst. Inc., Mountain View, CA, USA
V. Ghodssi , Sun Microsyst. Inc., Mountain View, CA, USA
M. Helft , Sun Microsyst. Inc., Mountain View, CA, USA
M. Lee , Sun Microsyst. Inc., Mountain View, CA, USA
R. Tuck , Sun Microsyst. Inc., Mountain View, CA, USA
D. Weaver , Sun Microsyst. Inc., Mountain View, CA, USA
A. Wu , Sun Microsyst. Inc., Mountain View, CA, USA
pp. 284-288

SunOS on SPARC (Abstract)

S.R. Kleiman , Sun Microsyst. Inc., Mountain View, CA, USA
D. Williams , Sun Microsyst. Inc., Mountain View, CA, USA
pp. 289-293

The network computing architecture and system: an environment for developing distributed applications (Abstract)

T.H. Dineen , Apollo Comput. Inc., Chelmsford, MA, USA
P.J. Leach , Apollo Comput. Inc., Chelmsford, MA, USA
N.W. Mishkin , Apollo Comput. Inc., Chelmsford, MA, USA
J.N. Pato , Apollo Comput. Inc., Chelmsford, MA, USA
G.L. Wyant , Apollo Comput. Inc., Chelmsford, MA, USA
pp. 296-299

The cache architecture of the Apollo DN4000 (Abstract)

C.R. Frink , Apollo Comput. Inc., Chelmsford, MA, USA
P.J. Roy , Apollo Comput. Inc., Chelmsford, MA, USA
pp. 300-302

A portable and extensible environment for developing interactive applications (Abstract)

K. Hinckley , Apollo Comput. Inc., Chelmsford, MA, USA
A. Schulert , Apollo Comput. Inc., Chelmsford, MA, USA
pp. 303-306

The VHSIC hardware description language (IEEE standard 1076): language features revisited (Abstract)

R. Waxman , Sch. of Eng. & Appl. Sci., Virginia Univ., Charlottesville, VA, USA
J.H. Aylor , Sch. of Eng. & Appl. Sci., Virginia Univ., Charlottesville, VA, USA
pp. 310-315

An interface between VHDL and EDIF (Abstract)

M. Shahdad , CAD Language Syst. Inc., Rockville, MD, USA
pp. 316-317

VHDL in an object oriented VLSI design environment (Abstract)

M.J. Chung , Dept. of Comput. Sci., Michigan State Univ., East Lansing, MI, USA
pp. 324-327

The V-synth system (Abstract)

S.J. Krolikoski , Honeywell CSDD, Golden Valley, MN, USA
pp. 328-331

Benchmarking of test-generation systems (Abstract)

P. Goel , Gateway Design Autom. Corp., Westford, MA, USA
H. Chen , Gateway Design Autom. Corp., Westford, MA, USA
pp. 334-337

IEEE standard logic symbols, why use them? (Abstract)

F.A. Mann , Texas Instrum. Inc., Dallas, TX, USA
pp. 338-341

EDIF: test generation and fault simulation (Abstract)

J.P. Eurich , Eng. DataXpress Inc., San Jose, CA, USA
pp. 342-345

Recent developments in copyright law (Abstract)

R. Ben-Yehuda , Blanc Gilburne Williams & Johnston, Los Angeles, CA, USA
R.L. Johnston , Blanc Gilburne Williams & Johnston, Los Angeles, CA, USA
pp. 350-353

Finding the trap door through patent protection of busses (Abstract)

D.M. Simon , Spensley Horn Jubas & Lubitz, Los Angeles, CA, USA
pp. 376-378

Neural models and learning rules (Abstract)

P. Ransil , Lockheed Artificial Intelligence Center, Palo Alto, CA, USA
pp. 384-386

Back error propagation - A critique (Abstract)

M. Jurik , ESL Inc., Sunnyvale, CA, USA
pp. 387-392

A test vehicle for Braitenberg control structures (Abstract)

B.R. Koball , Motion West, Berkeley, CA, USA
pp. 394-398

Experiments in transplanting Chinese characters using back-propagation (Abstract)

P.D. Wasserman , Anza Res. Inc., Cupertino, CA, USA
pp. 399-402

Machine emotion (Abstract)

R. Scanlon , US Army Armament Res. Dev., & Eng. Center, Benet Labs., Watervliet, NY, USA
M. Johnson , US Army Armament Res. Dev., & Eng. Center, Benet Labs., Watervliet, NY, USA
pp. 403-407

The Mead Information Retrieval System (Abstract)

S. DeFazio , Mead Data Central Inc., Miamisburg, OH, USA
C. Greenwald , Mead Data Central Inc., Miamisburg, OH, USA
pp. 431

Camelot: a flexible, distributed transaction processing system (Abstract)

A.Z. Spector , Dept. of Comput. Sci., Carnegie-Mellon Univ., Pittsburgh, PA, USA
R.F. Pausch , Dept. of Comput. Sci., Carnegie-Mellon Univ., Pittsburgh, PA, USA
G. Bruell , Dept. of Comput. Sci., Carnegie-Mellon Univ., Pittsburgh, PA, USA
pp. 432-437

Single-user supercomputers or how I got rid of the BLAS (Abstract)

C. Moler , Dana Comput. Inc., Sunnyvale, CA, USA
pp. 448-451

Squeezing a Cray-class supercomputer into a single-user package (Abstract)

G.S. Miranker , Dana Comput. Inc., Sunnyvale, CA, USA
J. Rubinstein , Dana Comput. Inc., Sunnyvale, CA, USA
J. Sanguinetti , Dana Comput. Inc., Sunnyvale, CA, USA
pp. 452-456

System software for the sciences: taming the single-user supercomputer (Abstract)

R. Allen , Dana Comput. Inc., Sunnyvale, CA, USA
B. Borden , Dana Comput. Inc., Sunnyvale, CA, USA
S. Johnson , Dana Comput. Inc., Sunnyvale, CA, USA
M. Kaplan , Dana Comput. Inc., Sunnyvale, CA, USA
W. Ting , Dana Comput. Inc., Sunnyvale, CA, USA
C. Wetherell , Dana Comput. Inc., Sunnyvale, CA, USA
pp. 457-461

An introduction to the architecture of the Stellar Graphics supercomputer (Abstract)

M. Sporer , Stellar Comput. Inc., Newton, MA, USA
F.H. Moss , Stellar Comput. Inc., Newton, MA, USA
C.J. Mathias , Stellar Comput. Inc., Newton, MA, USA
pp. 464-467

MATLAB-a mathematical visualization laboratory (Abstract)

C. Moler , Dana Comput., Sunnyvale, CA, USA
pp. 480-481

Integration of symbolic and numerical processing in control engineering design (Abstract)

O. Akhrif , Dept. of Electr. Eng., Maryland Univ., College Park, MD, USA
G.L. Blankenship , Dept. of Electr. Eng., Maryland Univ., College Park, MD, USA
pp. 482-485

New advances in ECL bus designs (Abstract)

J.A. West , Signetics Corp., Sunnyvale, CA, USA
pp. 496-500

The Futurebus protocol (Abstract)

P.L. Borrill , Nat. Semicond. Corp., Santa Clara, CA, USA
pp. 501-504

Shared memory systems on the Futurebus (Abstract)

P. Sweazey , Nat. Semicond. Corp., Santa Clara, CA, USA
pp. 505-511

A highly integrated, fault-tolerant minicomputer: the NonStop CLX (Abstract)

D.E. Lenoski , Tandem Comput. Inc., Cupertino, CA, USA
pp. 514-519

Built-in-self-test for the Tandem NonStop CLX processor (Abstract)

D.J. Garcia , Tandem Comput. Inc., Cupertino, CA, USA
pp. 520-524

Design methodology for system correctness: lessons from the Tandem NonStop CLX (Abstract)

P.L. Fu , Tandem Comput. Inc., Cupertino, CA, USA
pp. 525-530

Enhancement of man-machine communication: the human use of inhuman beings (Abstract)

S.R. Ellis , NASA Ames Res. Center, Moffett Field, CA, USA
A. Grunwald , NASA Ames Res. Center, Moffett Field, CA, USA
S. Smith , NASA Ames Res. Center, Moffett Field, CA, USA
M. Tyler , NASA Ames Res. Center, Moffett Field, CA, USA
pp. 532-535

From DataGlove to DataSuit (Abstract)

A. Lasko-Harvill , VPL Res. Inc., Redwood City, CA, USA
C. Blanchard , VPL Res. Inc., Redwood City, CA, USA
W. Smithers , VPL Res. Inc., Redwood City, CA, USA
Y. Harvill , VPL Res. Inc., Redwood City, CA, USA
A. Coffman , VPL Res. Inc., Redwood City, CA, USA
pp. 536-538

Image model control of image processing (Abstract)

A.H. Nguyen , Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA
H.X. Ngo , Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA
L.W. Stark , Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA
pp. 539-542

A helmet mounted display for telerobotics (Abstract)

W.S. Kim , California Univ., Berkeley, CA, USA
A. Liu , California Univ., Berkeley, CA, USA
K. Matsunaga , California Univ., Berkeley, CA, USA
L. Stark , California Univ., Berkeley, CA, USA
pp. 543-547
78 ms
(Ver 3.3 (11022016))